Stop the war!
Остановите войну!
for scientists:
default search action
IEEE Transactions on Circuits and Systems I: Regular Papers, Volume 71
Volume 71, Number 1, January 2024
- José M. de la Rosa:
Incoming Editorial. 1-4 - Alon Ascoli, Ahmet Samil Demirkol, Ronald Tetzlaff, Leon O. Chua:
Edge of Chaos Theory Sheds Light Into the All-to-None Phenomenon in Neurons - Part I: On the Fundamental Role of the Sodium Ion Channel. 5-19 - Amr Walid, Dadian Zhou, Jose Silva-Martinez:
Matrix-Based Digital Calibration Technique for High-Performance SAR and Pipeline ADCs. 20-28 - Hai-Tao Lin, Li Gao, Hui-Yang Li, Jin-Xu Xu, Xiu Yin Zhang:
A 23.6-46.5 GHz LNA with 3 dB NF and 24 dB Gain Tuning Range in 28-nm CMOS Technology. 29-39 - Eslam Elmitwalli, Zeljko Ignjatovic, Selçuk Köse:
Utilizing Multi-Body Interactions in a CMOS-Based Ising Machine for LDPC Decoding. 40-50 - Behnam Moradi, Xuyang Liu, Hamidreza Aghasi:
A 76-82 GHz VCO in 65 nm CMOS With 189.3 dBc/Hz PN FOM and -0.6 dBm Harmonic Power for mm-Wave FMCW Applications. 51-61 - Manuel Escudero, Sabina Spiga, Mauro Di Marco, Mauro Forti, Giacomo Innocenti, Alberto Tesi, Fernando Corinto, Stefano Brivio:
Chua's Circuit With Tunable Nonlinearity Based on a Nonvolatile Memristor: Design and Realization. 62-72 - Sastry Garimella, Sasank Garikapati, Aravind Nagulu, Harish Krishnaswamy:
Passive Frequency Shifting of N-Path Filters Through Rotary Clocking: Analysis and Design. 73-84 - Zhou Wang, Yin Zhang, Yingchen Ma, Ming Zhang, Zhangqing He, Meilin Wan:
Enhancing the Reliability of SC PUF Through Optimal Capacitor Configuration. 85-98 - Li-Heng Zhou, Xinyu Zhou, Wing Shing Chan:
Compact Dual-Passband Doherty Power Amplifier Based on Stub-Loaded Stepped-Impedance Transformer. 99-109 - Zhiwei Zhang, Chao Gu, Xuefei Xuan:
A Transistor-Based High-Efficiency Rectifier Using Input Second Harmonic Component. 110-119 - Changxuan Han, Zhixian Deng, Yiyang Shu, Jun Yin, Pui-In Mak, Xun Luo:
A 5.6-dB Noise Figure, 63-86-GHz Receiver Using a Wideband Noise-Cancelling Low Noise Amplifier With Phase and Amplitude Compensation. 120-132 - Marzban Izad, Nan Jiang, Igor M. Filanovsky, Kambiz Moez:
A Non-Iterative Method for Design of Radio Frequency Energy Harvesters. 133-146 - Dongmin Kim, Dongmyeong Kim, Ignacio Llamas-Garro, Donggu Im:
A Sub-GHz/2.4 GHz Highly Selective Reconfigurable RF Front-End Employing an N-Path Complementary Balun-LNA and Linearized RF-to-BB Current-Reuse Mixer. 147-159 - Israel Corbacho, Juan M. Carrillo, José L. Ausín, Miguel Angel Domínguez, Raquel Pérez-Aloe, J. Francisco Duque-Carrillo:
A 4-Decade-Tunable High-Selectivity Gm-C Bandpass Filter for Simultaneous Multi-Sine Bioimpedance Analysis. 160-173 - Fabiha Nowshin, Yi Huang, Md. Rubel Sarkar, Qiangfei Xia, Yang Yi:
MERRC: A Memristor-Enabled Reconfigurable Low-Power Reservoir Computing Architecture at the Edge. 174-186 - Yongliang Zhou, Zixuan Zhou, Yiming Wei, Zhen Yang, Xiao Lin, Chenghu Dai, Licai Hao, Chunyu Peng, Hao Cai, Xiulong Wu:
A CFMB STT-MRAM-Based Computing-in-Memory Proposal With Cascade Computing Unit for Edge AI Devices. 187-200 - Meriam Gay Bautista, Darren Lyles, Kylie Huch, Patricia Gonzalez-Guerrero, George Michelogiannakis:
Area Efficient Asynchronous SFQ Pulse Round-Robin Distribution Network. 201-208 - Zijing Niu, Tingting Zhang, Honglan Jiang, Bruce F. Cockburn, Leibo Liu, Jie Han:
Hardware-Efficient Logarithmic Floating-Point Multipliers for Error-Tolerant Applications. 209-222 - Yehuda Kra, Yonatan Shoshan, Yehuda Rudin, Adam Teman:
HAMSA-DI: A Low-Power Dual-Issue RISC-V Core Targeting Energy-Efficient Embedded Systems. 223-236 - Nivedita Rai, Sandeep Semwal, Rohit Kumar Nirala, Abhinav Kranti:
Pragmatic Evaluation of Process Corners in ULP Subthreshold Circuits With Quantum Confinement Effects in Junctionless Nanowire Transistor. 237-248 - Nicolai Fiege, Martin Kumm, Peter Zipf:
Bit-Level Optimized Constant Multiplication Using Boolean Satisfiability. 249-261 - Shakti Singh, Rahul Shrestha:
A New Hardware-Efficient and Low Sensing-Time Cooperative Spectrum-Sensor for High-Throughput Cognitive-Radio Network. 262-273 - Sekeon Kim, Sehee Lim, Dong Han Ko, Tae Woo Oh, Seong-Ook Jung:
Ferroelectric FET Nonvolatile Sense-Amplifier-Based Flip-Flops for Low Voltage Operation. 274-286 - Jie Lou, Florian Freye, Christian Lanius, Tobias Gemmeke:
An Energy Efficient All-Digital Time-Domain Compute-in-Memory Macro Optimized for Binary Neural Networks. 287-298 - Bob Vanhoof, Wim Dehaene:
A 1MHz 256kb Ultra Low Power Memory Macro for Biomedical Recording Applications in 22nm FD-SOI Using FECC to Enable Data Retention Down to 170mV Supply Voltage. 299-305 - Huihong Shi, Yang Xu, Yuefei Wang, Wendong Mao, Zhongfeng Wang:
NASA-F: FPGA-Oriented Search and Acceleration for Multiplication-Reduced Hybrid Networks. 306-319 - Yongliang Zhang, Yitong Rong, Xuyang Duan, Zhen Yang, Qiang Li, Ziyu Guo, Xu Cheng, Xiaoyang Zeng, Jun Han:
An Energy-Efficient BNN Accelerator With Two-Stage Value Prediction for Sparse-Edge Gesture Recognition. 320-333 - Jingya Feng, Yongzhuang Wei, Fengrong Zhang, Enes Pasalic, Yu Zhou:
Novel Optimized Implementations of Lightweight Cryptographic S-Boxes via SAT Solvers. 334-347 - Xiaoxuan Peng, Xiaohu Ge, Yajun Ha:
Modeling and Optimization of XOR Gate Based on Stochastic Thermodynamics. 348-358 - Jianfei Wang, Chen Yang, Fahong Zhang, Yishuo Meng, Siwei Xiang, Yang Su:
A High-Throughput Toom-Cook-4 Polynomial Multiplier for Lattice-Based Cryptography Using a Novel Winograd-Schoolbook Algorithm. 359-372 - Myungguk Lee, Jaeik Cho, Junung Choi, Won Joon Choi, Jiyun Lee, Iksu Jang, Changjae Moon, Gain Kim, Byungsub Kim:
Compact Single-Ended Transceivers Demonstrating Flexible Generation of 1/N-Rate Receiver Front-Ends for Short-Reach Links. 373-382 - Xiubo Wang, Guangren Duan:
Fully Actuated System Approaches: Predictive Elimination Control for Discrete-Time Nonlinear Time-Varying Systems With Full State Constraints and Time-Varying Delays. 383-396 - Zhenguo Zhang, Jianxu Mao, Haoran Tan, Yiming Jiang, Yun Feng, You Wu, Yaonan Wang:
Hybrid Force/Position Control of Multi-Mobile Manipulators for Cooperative Operation Without Force Measurements. 397-410 - Ying Zhao, Donghui Wu, Changyi Xu, Shuanghe Yu, Tianhe Liu, Dong Yang:
Adaptive Anti-Disturbance Bumpless Transfer Control for Switched Neural Network Systems With Its Application to Switched Circuit Model. 411-420 - Dinh Cong Huong, Van Thanh Huynh, Nguyen Gia Minh Thao, Tien Phuc Dang, Hieu Trinh:
State Estimation for a New Battery and Motor Circuit Model of an Electric Vehicle Using Event-Triggered Functional Interval Observers. 421-430 - Dingguo Liang, Zhichen He, Shuyu Ding, Ying Yang:
Distributed Fault Estimation and Fault-Tolerant Control of Interconnected Systems With Plug-and-Play Features. 431-442 - Shivam Prakash Gautam, Manish Kumar Barwar, Lalit Kumar Sahu, Satyajit Mohanty, Santanu Kumar Dash, Kashem M. Muttaqi:
A Bidirectional Single Capacitor Unit Based Hybrid T-Type Converter Topology With Sensor-Less Voltage Balancing Capabilities. 443-453 - Zhongyu Dai, Wenxi Peng, Zhenfa Wang, Musong Li, Yitong Zhou, Ran Wang, Ting Chen, Xian Zhang, Junhua Wang:
Reconfigurable Receiver With Adaptive Output Voltage for Wireless Power Transfer. 454-462 - Meixuan Jade Li, Chi K. Tse, Ming Yi:
Steady-State Cascading Failure Model With Voltage Instability Event Detection. 463-472 - Arman Oshnoei, Morteza Kheradmandi, Rahmat Khezri, Soroush Oshnoei, Amin Mahmoudi, Maher A. Azzouz, Ahmed S. A. Awad:
Intelligent Coordination of Traditional Power Plants and Inverters Air Conditioners Controlled With Feedback-Corrected MPC in LFC. 473-484 - Nitish Jolly, Ayan Mallik:
Parasitic Mismatch Mitigation for Fast Switching Modular Power Semiconductor Devices. 485-498
Volume 71, Number 2, February 2024
- Liangyu Chen, Xiaoping Wang, Chao Yang, Zhanfei Chen, Junming Zhang, Zhigang Zeng:
Full-Analog Reservoir Computing Circuit Based on Memristor With a Hybrid Wide-Deep Architecture. 501-514 - Yueduo Liu, Zihao Zhu, Rongxin Bao, Jiahui Lin, Jun Yin, Qiang Li, Pui-In Mak, Shiheng Yang:
A Compact Sub-nW/kHz Relaxation Oscillator Using a Negative-Offset Comparator With Chopping and Piecewise Charge-Acceleration in 28-nm CMOS. 515-525 - Yan Liu, Haoyuan Gao, Hao Xu, Ping Lu, Na Yan:
A 10-bit 563-fs Step Constant-Slope Digital-to-Time Converter in 40-nm CMOS With Nonlinearity Cancellation and Range Extension Techniques. 526-536 - Kui Wen, Shubin Liu, Longjie Zhong, Yuke Shen, Zhangming Zhu:
A -64.3 dB THD, 26 nV/√ Hz Bio-Potential Readout Analog-Front-End Amplifier With a Gm-C Integrator-Implanted DC Servo Loop, and a Bulk-Driven Ripple Reduction Loop. 537-547 - Maite Martincorena-Arraiza, Carlos Aristoteles De la Cruz-Blas, Alfonso Carlosena:
Low-Power Capacitively Coupled AC Amplifiers With Tunable Ultra Low-Frequency Operation. 548-559 - Xiaofei Wang, Jing Jin, Xiaoming Liu, Hui Wang, Huzhi Tang, Chao Yang, Yuekang Guo, Tingting Mo, Jianjun Zhou:
A 0.83-pJ/b 20-Gb/s/Pin Single-Ended Transceiver With AC/DC-Coupled Pre-Emphasis FFE and Edge-Dependent Phase-Modulation DFE for Low-Power Memory Controllers. 560-572 - Qiujin Chen, Mo Huang, Tian Xia, Jun Yin, Haiwen Liu, Rui Paulo Martins, Yan Lu:
A Radio-Frequency Cross-Connected Rectifier With LC Source Degeneration. 573-582 - Kim Allinger, Andreas Bahr, Matthias Kuhl:
Modeling of CMOS Integrated Strain Sensors and Sensitivity Enhanced Readout Architecture. 583-594 - Dipan Kar, Soumen Mohapatra, Md. Aminul Hoque, Deukhyoun Heo:
A 14 GHz Integer-N Sub-Sampling PLL With RMS-Jitter of 85.4 fs Occupying an Ultra Low Area of 0.0918 mm2. 595-605 - Zhongzhen Tong, Yilin Xu, Yunlong Liu, Xinrui Duan, Hao Tang, Suteng Zhao, Chenghang Li, Zhiting Lin, Xiulong Wu, Zhaohao Wang, Xiaoyang Lin:
A High Throughput In-MRAM-Computing Scheme Using Hybrid p-SOT-MTJ/GAA-CNTFET. 606-619 - Jialong Liu, Wenjun Tang, Hongtian Li, Deyun Chen, Weihang Long, Yongpan Liu, Chen Jiang, Huazhong Yang, Xueqing Li:
TFT-Based Near-Sensor In-Memory Computing: Circuits and Architecture Perspectives of Large-Area eDRAM and ROM CiM Chips. 620-633 - Jinming Lu, Hui Wang, Jun Lin, Zhongfeng Wang:
WinTA: An Efficient Reconfigurable CNN Training Accelerator With Decomposition Winograd. 634-645 - Zhuang Shao, Chenjia Xie, Zihan Ning, Qi Wu, Liang Chang, Yuan Du, Li Du:
An Efficient GCN Accelerator Based on Workload Reorganization and Feature Reduction. 646-659 - Bhogi Satya Swaroop, Ayush Saxena, Shubham Sahay:
Satisfiability Attack-Resilient Camouflaged Multiple Multivariable Logic-in-Memory Exploiting 3D NAND Flash Array. 660-669 - Tun-Hao Yang, Tian-Sheuan Chang:
ACNPU: A 4.75TOPS/W 1080P@30FPS Super Resolution Accelerator With Decoupled Asymmetric Convolution. 670-679 - Alaa AbdAlRahman, Lobna A. Said, Ahmed Soltan, Ahmed G. Radwan:
Hardware Accelerator of Fractional-Order Operator Based on Phase Optimized Filters With Applications. 680-688 - Hao Wu, Yong Chen, Yiyang Yuan, Jinshan Yue, Xiangqu Fu, Qirui Ren, Qing Luo, Pui-In Mak, Xinghua Wang, Feng Zhang:
A 28-nm Computing-in-Memory-Based Super-Resolution Accelerator Incorporating Macro-Level Pipeline and Texture/Algebraic Sparsity. 689-702 - Yihan Fu, Daijing Shi, Anjunyi Fan, Wenshuo Yue, Yuchao Yang, Ru Huang, Bonan Yan:
Probabilistic Compute-in-Memory Design for Efficient Markov Chain Monte Carlo Sampling. 703-716 - You-Rong Chen, Chien-Chia Ho, Wei-Ting Chen, Pei-Yin Chen:
A Low-Cost Pipelined Architecture Based on a Hybrid Sorting Algorithm. 717-730 - Hatameh Mosanaei-Boorani, Siavash Bayat Sarmadi:
A Digital Signature Architecture Suitable for V2V Applications. 731-739 - Siyuan Wei, Ke Ning, Lei Kang, Xuemin Zheng, Mingxin Zhao, Mengmeng Xu, Shuyu Wang, Xuanzhe Xu, Runjiang Dou, Shuangming Yu, Xu Yang, Jian Liu, Cong Shi, Nanjian Wu, Liyuan Liu:
A Real-Time 2D/3D Perception Visual Vector Processor for 1920 × 1080 High-Resolution High-Speed Intelligent Vision Chips. 740-753 - Ying-Ren Chien, Sheng-Teng Wu, Hen-Wai Tsao, Paulo S. R. Diniz:
Correntropy-Based Data Selective Adaptive Filtering. 754-766 - Fatemeh Charoosaei, Amin Faraji, Sayed Alireza Sadrossadat, Ali Mirvakili, Weicong Na, Feng Feng, Qi-Jun Zhang:
High-Speed Nonlinear Circuit Macromodeling Using Hybrid-Module Clockwork Recurrent Neural Network. 767-780 - Mo Chen, Xuefeng Luo, Yunzhen Zhang, Huagan Wu, Quan Xu, Bocheng Bao:
Initial-Boosted Behaviors and Synchronization of Memristor-Coupled Memristive Systems. 781-793 - Yuan Jiang, Jun Yang, Shihua Li:
Multi-Frequency-Band Uncertainties Rejection Control of Flexible Gimbal Servo Systems via a Comprehensive Disturbance Observer. 794-804 - Linge Miao, Renzhi Zhang, Xiaona Song, Shuai Song:
Sampled-Data-Based Dynamic Event-Triggered Synchronization of Semi-Markov Jump Complex Networks With Conic-Type Nonlinearity. 805-815 - Keting Wan, Jinghan Zhao, Yongpan Chen, Miao Yu:
A Decentralized Resilient Control Scheme for DC Microgrids Against Faults on Sensor and Actuator. 816-827 - Hongling Qiu, Jun Shen, Jinde Cao, Heng Liu:
L∞-Gain of Fractional-Order Positive Systems With Mixed Time-Varying Delays. 828-837 - Bo Liu, Mengjie Hu, Junjie Huang, Yin Chen, Housheng Su:
Controllability of Multi-Agent Systems With Cartesian Product Networks. 838-850 - Zhihong Liang, Sanbo Ding, Yan-Hui Jing, Xiangpeng Xie:
Dual-Event-Driven Synchronization Control for Discrete-Time Complex Dynamical Networks. 851-861 - Lingzhe Kong, Yu Huang, Engang Tian, Jin Chen:
Dynamic Composite Nonlinear Output Feedback Control of ICPT System: When Markov Jumping Systems Meet Event-Triggering Mechanism. 862-873 - Fei He, Qian Xie, Zheng Wang:
Analysis and Design of a Novel Gain-Boosting Technique Based on Lossy Series Embedding Network for Near-fmax Embedded Amplifier. 874-884 - Jingtao Man, Yin Sheng, Chongyang Chen, Zhigang Zeng:
PDE-Based Finite-Time Deployment of Heterogeneous Multi-Agent Systems Subject to Multiple Asynchronous Semi-Markov Chains. 885-897 - Rongjiang Li, Guanpu Chen, Die Gan, Haibo Gu, Jinhu Lü:
Stackelberg and Nash Equilibrium Computation in Non-Convex Leader-Follower Network Aggregative Games. 898-909 - Luolin Xiong, Yang Tang, Chensheng Liu, Shuai Mao, Ke Meng, Zhaoyang Dong, Feng Qian:
Interpretable Deep Reinforcement Learning for Optimizing Heterogeneous Energy Storage Systems. 910-921 - Pengcheng Chen, Shichao Liu, Xiaozhe Wang, Innocent Kamwa:
Physics-Guided Multi-Agent Deep Reinforcement Learning for Robust Active Voltage Control in Electrical Distribution Systems. 922-933 - Jie Deng, Pascal Burasa, Ke Wu:
Self-Contained Dual-Input Interferometric Receiver for Paralleled-Multichannel Wireless Systems. 934-947 - Sidou Zheng, Xiaoyue Xia, Rong Lu, Si-Yuan Tang, Zekun Li, Rui Zhou, Peigen Zhou, Debin Hou, Jixin Chen, Wei Hong:
A 94-GHz 16T1R Hybrid Integrated Phased Array With ±50° Scanning Range for High-Date-Rate Communication. 948-961 - Bao Zhao, Jiacong Qiu, Junrui Liang:
Circuit Solutions Toward Broadband Piezoelectric Energy Harvesting: An Impedance Analysis. 962-973 - Hao Qiu, Xusheng Zhang, Junji Chen, Makoto Takamiya, Yi Shi:
A 6.78-MHz Coupling Coefficient Sensorless Wireless Power Transfer System Charging Multiple Receivers With Efficiency Maximization by Adaptive Magnetic Field Distributor IC. 974-983 - Rakesh Sinha:
Correction to "Design of Multi-Port With Desired Reference Impedances Using Y-Matrix and Matching Networks". 984
Volume 71, Number 3, March 2024
- Alexandra L. Zimpeck, Alexander Fish:
Guest Editorial Special Issue on the IEEE Latin American Symposium on Circuits and Systems (LASCAS 2023). 985-986 - Inbal Stanger, Noam Roknian, Netanel Shavit, Yonatan Shoshan, Yoav Weizman, Adam Teman, Edoardo Charbon, Alexander Fish:
Revisiting Dynamic Logic - A True Candidate for Energy-Efficient Cryogenic Operation in Nanoscaled Technologies. 987-999 - Morgana Macedo Azevedo da Rosa, Patrícia Ücker Leleu da Costa, Eduardo Antonio Cesar da Costa, Rafael Iankowski Soares, Sergio Bampi:
VLSI Architectures of Approximate Arithmetic Units Applied to Parallel Sensors Calibration. 1000-1013 - Jinkai Wang, Zhengkun Gu, Bojun Zhang, Youxiang Chen, Zekun Wang, Kun Zhang, Youguang Zhang, Yue Zhang:
RSACIM: Resistance Summation Analog Computing in Memory With Accuracy Optimization Scheme Based on MRAM. 1014-1024 - Kyler R. Scott, Cheng-Yen Lee, Sunil P. Khatri, Sarma B. K. Vrudhula:
A Mixed-Signal Quantized Neural Network Accelerator Using Flash Transistors. 1025-1038 - Shaobo He, Bo Yan, Xianming Wu, Huihai Wang, Mengjiao Wang, Herbert Ho-Ching Iu:
Spatiotemporal Chaos in a Sine Map Lattice With Discrete Memristor Coupling. 1039-1049 - Tianchi Ye, Kaixuan Ye, Ziying Xie, Min Tan:
A Four-Channel TDM Clocked-Analog LDO Using a Shared Compensation Block for Thermo-Optic Tuning. 1050-1060 - Li Dang, Shubin Liu, Ruixue Ding, Yi Shen, Zhangming Zhu:
A High Accuracy and Bandwidth Digital Background Calibration Technique for Timing Skew in TI-ADCs. 1061-1070 - Gerd Kiene, Ramon W. J. Overwater, Masoud Babaie, Fabio Sebastiano:
A Cryo-CMOS SAR ADC With FIA Sampling Driver Enabled by Cryogenic-Aware Back-Biasing. 1071-1081 - Javad Gorji, Shanthi Pavan, José M. de la Rosa:
On the Use of FIR Feedback in Bandpass Delta-Sigma Modulators. 1082-1092 - Zhijiang Dai, Shuman Kong, Wei Feng, Shen Tian, Weimin Shi, Jingzhou Pang, Mingyu Li:
Design of Wideband Asymmetric Doherty Power Amplifier Using a New Phase Compensation Technique. 1093-1104 - Zhiyu Qian, Yongrong Shi, Juan Han, Shijie Liu, Yifan Guo, Longbao Cheng, Yongjiu Zhao, Tangsheng Chen:
X-Band Power Divider Design and Its Network for Active Electronically Scanned Array Vertical Integration. 1105-1115 - Tianqi Kong, Shuguo Li:
Hardware Acceleration and Implementation of Fully Homomorphic Encryption Over the Torus. 1116-1129 - Lichuan Luo, Erya Deng, Dijun Liu, Zhen Wang, Weiliang Huang, He Zhang, Xiao Liu, Jinyu Bai, Junzhan Liu, Youguang Zhang, Wang Kang:
CiTST-AdderNets: Computing in Toggle Spin Torques MRAM for Energy-Efficient AdderNets. 1130-1143 - Adriaan Peetermans, Ingrid Verbauwhede:
Characterization of Oscillator Phase Noise Arising From Multiple Sources for ASIC True Random Number Generation. 1144-1157 - Minsik Kim, Kyoungseok Oh, Youngmock Cho, Hojin Seo, Xuan Truong Nguyen, Hyuk-Jae Lee:
A Low-Latency FPGA Accelerator for YOLOv3-Tiny With Flexible Layerwise Mapping and Dataflow. 1158-1171 - Fan-Hsuan Meng, Yuting Wu, Zhengya Zhang, Wei D. Lu:
TT-CIM: Tensor Train Decomposition for Neural Network in RRAM-Based Compute-in-Memory Systems. 1172-1183 - Sujuan Liu, Jiajun Ma, Chengkai Cui:
FPGA Implementation of Threshold Projection Orthogonal Matching Pursuit Algorithm for Compressed Sensing Reconstruction. 1184-1197 - Hong Keun Ahn, Sumin Lee, Seong-Ook Jung:
A CNN-Based Super-Resolution Processor With Short-Term Caching for Real-Time UHD Upscaling. 1198-1207 - Sergio Ruben Geninatti, Manuel Agustín Ortiz-López, Francisco Javier Quiles-Latorre, Tomás Morales-Leal, Andrés Gersnoviez, Antonio Moreno-Muñoz:
Fast FPGA Prototyping to Explore and Compare New SPWM Strategies. 1208-1221 - Ning Wang, Dan Xu, Herbert Ho-Ching Iu, Ankai Wang, Mo Chen, Quan Xu:
Dual Chua's Circuit. 1222-1231 - Shikai Chen, Yanfeng Chen, Bo Zhang, Dongyuan Qiu:
Stability Analysis for On-Off Voltage-Mode Controlled VHF Converter Combining Short-Period and Long-Period Discrete Map Models. 1232-1244 - Amin Faraji, Sayed Alireza Sadrossadat, Jing Jin, Weicong Na, Feng Feng, Qi-Jun Zhang:
Hybrid Batch-Normalized Deep Feedforward Neural Network Incorporating Polynomial Regression for High-Dimensional Microwave Modeling. 1245-1258 - Zhixiong Di, Runzhe Tao, Jing Mai, Lin Chen, Yibo Lin:
LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization. 1259-1272 - Sayed Alireza Sajjadi, Sayed Alireza Sadrossadat, Ali Moftakharzadeh, Morteza Nabavi, Mohamad Sawan:
DNN-Based Optimization to Significantly Speed Up and Increase the Accuracy of Electronic Circuit Design. 1273-1284 - Bi Wu, Tianyang Yu, Ke Chen, Weiqiang Liu:
Edge-Side Fine-Grained Sparse CNN Accelerator With Efficient Dynamic Pruning Scheme. 1285-1298 - Jie Wang, Shaoyuan Li:
Distributed Model Predictive Control for Consensus of Multi-Agent Systems With Connectivity Maintenance. 1299-1310 - Bo Zhang, Liangyi Cai, Feiqi Deng, Shengli Xie:
Consensus of Multi-Agent Systems via Aperiodically Intermittent Sampling Stochastic Noise. 1311-1323 - Damiano Rotondo, Didier Theilliol, Jean-Christophe Ponsart:
Virtual Actuator and Sensor Fault Tolerant Consensus for Homogeneous Linear Multi-Agent Systems. 1324-1334 - Zheqi Yu, Song Ling, Peter Xiaoping Liu, Huanqing Wang:
Compounding and Synchronization of Fractional Order Chaotic Systems With Prescribed Performance for Secure Communication. 1335-1345 - Dong Ding, Jiang Liu, Weizhang Song, Patrick W. Wheeler:
Extended Application of Improved D-D-Σ Current Control in Synchronous Inverter Cluster Considering N Times Equivalent Impedance. 1346-1357 - Ahmed H. El-Ebiary, Mahmoud Abdallah Attia, Fathy H. Awad, Mostafa I. Marei, Mohamed Mokhtar:
Kalman Filters Based Distributed Cyber-Attack Mitigation Layers for DC Microgrids. 1358-1370 - Yonghua Wang, Zheliang Zhang, Yongwei Zhang, Mingming Liang, Derong Liu:
A Novel Online Adaptive Dynamic Programming Algorithm With Adjustable Convergence Rate. 1371-1384 - Milad Shojaee, S. Mohsen Azizi:
Model Predictive Control of Overloaded Stand-Alone Hybrid AC/DC Microgrids. 1385-1395 - Lei Shi, Zhuangzhuang Ma, Shuaiming Yan, Tianyong Ao:
Flocking Dynamics for Cooperation-Antagonism Multi-Agent Networks Subject to Limited Communication Resources. 1396-1405 - Binjie Xia, Sha Fan, Lei Ding, Chao Deng:
Distributed Dynamic Event-Triggered Resilient Control for AC Microgrids Under FDI Attacks. 1406-1416 - Yuan Yao, Tian-Sheuan Chang:
ASC: Adaptive Scale Feature Map Compression for Deep Neural Network. 1417-1428 - Yangyang Chen, Huiyu Feng, Suwen Song, Zhongfeng Wang:
Correlated Channel-Oriented Expectation Propagation-Based Detector for Massive MIMO Systems. 1429-1442 - Antonello Florio, Gianfranco Avitabile, Claudio Talarico, Giuseppe Coviello:
A Reconfigurable Full-Digital Architecture for Angle of Arrival Estimation. 1443-1455 - Meixuan Jade Li, Chi K. Tse:
Where Should Inverter-Based Resources Be Located in Power Networks? 1456-1464 - Zhiwen Gu, Yuhang Zhang, Yang Zhao, Jinghua Zhang, Yanhan Zeng, Zhihong Luo, Yongfu Li:
Synthesizing Step-Down Switched Capacitor Power Converter Topologies. 1465-1479
Volume 71, Number 4, April 2024
- Kyung-Chan An, Neelakantan Narasimman, Tony Tae-Hyoung Kim:
A 0.6-to-1.2 V Scaling-Friendly Discrete-Time OTA-Free Linear VCO-Based ΔΣ ADC Suitable for DVFS. 1481-1494 - Haolin Han, Shubin Liu, Hongzhi Liang, Yi Shen, Jianyu Guo, Ruili Ren, Zhangming Zhu:
A Power-Efficient Clock Circuit and Output Serializing Technique Integrated in a 12-bit 10-GS/s ADC. 1495-1505 - Patrick Valet, David Schwingshackl, Ulrich Gaier, Andrea M. Tonello, Dario Giotta:
Inverse Modelling Techniques as Dynamic Digital Pre-Distortion for Broadband Systems for CS-DACs Based on Volterra Series Expansion. 1506-1519 - Yizhao Zhou, Shuang Song, Yu Zheng, Tian Yang, Mengyu Li, Yipeng Cao, Feijun Zheng, Kai Huang, Zhichao Tan, Menglian Zhao:
A 20.3μW 1.9GΩ Input Impedance Capacitively-Coupled Chopper-Stabilized Amplifier for Bio-Potential Readout. 1520-1530 - Guansheng Lv, Wenhua Chen, Xiaofan Chen, Fadhel M. Ghannouchi, Zhenghe Feng:
A 1.8-5.4-GHz GaN MMIC Distributed Efficient Power Amplifier With Reactance Compensation and Adaptive Biasing. 1531-1543 - Shi Bu, Vinod Kurian Jacob, Sudhakar Pamarti:
Digital Residual Alias Cancellation for Filtering-by-Aliasing Receivers. 1544-1557 - Jie Zhou, Bingzheng Yang, Yiyang Shu, Xun Luo:
A W-Band 2 × 2 Phased-Array Transmitter With Digital Gain-Compensation Technique. 1558-1571 - Baoping Ren, Xinlei Liu, Xuehui Guan, Haiwen Liu:
High-Order HTS Dual-Band Differential Bandpass Filter Using Stub-Loaded Twin-Ring Resonator With Fully Controllable Passbands. 1572-1581 - Yushen Hu, Tin Shing Peter Ho, Tengteng Lei, Zhihe Xia, Man Wong:
Construction and Application of a Neuromorphic Circuit With Excitatory and Inhibitory Post-Synaptic Conduction Channels Implemented Using Dual-Gate Thin-Film Transistors. 1582-1589 - Bowen Wang, Cong Ding, Yunzhao Nie, Woogeun Rhee, Zhihua Wang:
A 0.14-nJ/b 200-Mb/s 2.7-3.5-GHz Quasi-Balanced FSK Transceiver With PLL-Based Modulation and Sideband Energy Detection. 1590-1601 - Heng You, Weijun Li, Delong Shang, Yumei Zhou, Shushan Qiao:
A 1-8b Reconfigurable Digital SRAM Compute-in-Memory Macro for Processing Neural Networks. 1602-1614 - Bo Xu, Hang Geng, Leping Jiang, Songting Zou, Kai Chen, Zhen Liu:
FPGA Implementation of Memristor Emulators Using Fractional Order Calculus: A High-Precision Reconfigurable Approach. 1615-1627 - Po-Kai Hsu, Vaidehi Garg, Anni Lu, Shimeng Yu:
A Heterogeneous Platform for 3D NAND-Based In-Memory Hyperdimensional Computing Engine for Genome Sequencing Applications. 1628-1637 - Haotian Fu, Yulong Huang, Tingran Chen, Chenyi Fu, Hongwei Ren, Yue Zhou, Shouzhong Peng, Zhirui Zong, Biao Pan, Bojun Cheng:
DS-CIM: A 40nm Asynchronous Dual-Spike Driven, MRAM Compute-In-Memory Macro for Spiking Neural Network. 1638-1650 - Chao Wang, Zhaohao Wang, Shixing Li, Zhongkui Zhang, Youguang Zhang:
Variation Aware Evaluation Approach and Design Methodology for SOT-MRAM. 1651-1664 - Baoting Li, Danqing Zhang, Pengfei Zhao, Hang Wang, Xuchong Zhang, Hongbin Sun, Nanning Zheng:
DQ-STP: An Efficient Sparse On-Device Training Processor Based on Low-Rank Decomposition and Quantization for DNN. 1665-1678 - Xin Zhao, Liang Chang, Dongqi Fan, Zhicheng Hu, Ting Yue, Fengbin Tu, Jun Zhou:
HDSuper: High-Quality and High Computational Utilization Edge Super-Resolution Accelerator With Hardware-Algorithm Co-Design Techniques. 1679-1692 - Chih-Chia Hsu, Tian-Sheuan Chang:
ESSR: An 8K@30FPS Super-Resolution Accelerator With Edge Selective Network. 1693-1705 - Xin Qiao, Qingyu Guo, Xiyuan Tang, Jiahao Song, Renjie Wei, Meng Li, Runsheng Wang, Yuan Wang:
A 16.38TOPS and 4.55POPS/W SRAM Computing-in-Memory Macro for Signed Operands Computation and Batch Normalization Implementation. 1706-1718 - Wente Yi, Kefan Mo, Wenjia Wang, Yitong Zhou, Yejun Zeng, Zihan Yuan, Bojun Cheng, Biao Pan:
RDCIM: RISC-V Supported Full-Digital Computing-in-Memory Processor With High Energy Efficiency and Low Area Overhead. 1719-1732 - Junmo Lee, Anni Lu, Wantong Li, Shimeng Yu:
NeuroSim V1.4: Extending Technology Support for Digital Compute-in-Memory Toward 1nm Node. 1733-1744 - Zhang Luo, Sichun Du, Zedi Zhang, Fangxu Lv, Qinghui Hong, Mingche Lai:
Artificial Neural Network Based on Memristive Circuit for High-Speed Equalization. 1745-1756 - Prashant Kumar, Rajeev Kumar Ranjan, Sung-Mo Kang:
A Memristor Emulation in 180-nm CMOS Process for Spiking Signal Generation and Chaos Application. 1757-1770 - Jun Mou, Tao Ma, Santo Banerjee, Yushu Zhang:
A Novel Memcapacitive-Synapse Neuron: Bionic Modeling, Complex Dynamics Analysis and Circuit Implementation. 1771-1780 - Christopher Grimm, Jinseok Lee, Naveen Verma:
Training Neural Networks With In-Memory-Computing Hardware and Multi-Level Radix-4 Inputs. 1781-1793 - Hamza Errahmouni Barkam, Sanggeon Yun, Paul R. Genssler, Che-Kai Liu, Zhuowen Zou, Hussam Amrouch, Mohsen Imani:
In-Memory Acceleration of Hyperdimensional Genome Matching on Unreliable Emerging Technologies. 1794-1807 - Karthik Pandaram, Paul R. Genssler, Hussam Amrouch:
WaSSaBi: Wafer Selection With Self-Supervised Representations and Brain-Inspired Active Learning. 1808-1818 - Da Ming, Yuhang Wang, Zhicheng Wang, Ken Xingze Wang, Ciyuan Qiu, Min Tan:
EPHIC Models: General SPICE Photonic Models for Closed-Loop Electronic-Photonic Co-Simulation. 1819-1831 - Karanvir S. Sidhu, Roni Khazaka:
Derivative-Enhanced Rational Polynomial Chaos for Uncertainty Quantification. 1832-1841 - Chensheng Liu, Yuanqi Li, Hongcheng Zhu, Yang Tang, Wenli Du:
Parameter-Estimate-First False Data Injection Attacks in AC State Estimation Deployed With Moving Target Defense. 1842-1851 - Liuliu Zhang, Songsong Liu, Changchun Hua:
Dynamic Event/Self-Triggered Full-State Bipartite Containment Control for Nonlinear Multi-Agent Systems Under Switching Topologies. 1852-1862 - Siyue Li, Shize Zhou, Yongqi Xue, Wenjie Fan, Tong Cheng, Jinlun Ji, Chenyang Dai, Wenqing Song, Qinyu Chen, Chang Gao, Li Li, Yuxiang Fu:
HAS-RL: A Hierarchical Approximate Scheme Optimized With Reinforcement Learning for NoC-Based NN Accelerators. 1863-1875 - Li Li, Xudong Chen, Jing Liang, Hongguang Pan:
Stabilization and Synchronization Control of Multi Coupled Hyperbolic-Parabolic Partial Differential Systems Based on Backstepping Method. 1876-1888 - Saijin Huang, Tian Liang Guo, Xiangyu Wang, Shihua Li, Qi Li:
An Output Voltage Tracking Control Method With Overcurrent Protection Property for Disturbed DC-DC Boost Converters. 1889-1900 - Sung Hyun You, Sang Su Lee, Sun Lim, Seok-Kyoon Kim, Choon Ki Ahn:
Model-Free Filter for Servo Drive Applications via Error Dynamics Diagonalization Technique. 1901-1909 - Wenhai Qi, Ning Zhang, Guangdeng Zong, Choon Ki Ahn:
SMC for Discrete Semi-Markov Switching Slow Sampling Singularly Perturbed Models With Applications. 1910-1919 - Erica Raviola, Franco Fiori:
On the Damping of Ringing Affecting Power Transistors by Means of Active Gate Drivers. 1920-1932 - Jia Yao, Xiaofeng Zheng, Zihao Luo, Zeyv Zhang, Adrian Ioinovici:
A Switched Capacitor Modified Fibonacci Cell Used for a DC-AC Circuit Supplied by Solar Energy. 1933-1946 - Ricardo Riaza:
Setting Up the State Equations of Switched Circuits Using Homogeneous Models. 1947-1960
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.