Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSunil P. Khatri
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2022
[j30]Ankit Wagle, Gian Singh
, Sunil P. Khatri, Sarma B. K. Vrudhula:
A Novel ASIC Design Flow Using Weight-Tunable Binary Neurons as Standard Cells. IEEE Trans. Circuits Syst. I Regul. Pap. 69(7): 2968-2981 (2022)- [c152]Kyler R. Scott, Cheng-Yen Lee, Sunil P. Khatri, Sarma B. K. Vrudhula:
A Flash-based Current-mode IC to Realize Quantized Neural Networks. DATE 2022: 1029-1034 - [c151]Chan-Wei Hu, Jiang Hu, Sunil P. Khatri:
TD3lite: FPGA Acceleration of Reinforcement Learning with Structural and Representation Optimizations. FPL 2022: 79-85 - [i12]Ankit Wagle, Gian Singh, Sunil P. Khatri, Sarma B. K. Vrudhula:
A Novel ASIC Design Flow using Weight-Tunable Binary Neurons as Standard Cells. CoRR abs/2204.08070 (2022) - 2021
- [j29]Abbas A. Fairouz, Monther Abusultan, Viacheslav V. Fedorov, Sunil P. Khatri:
Hardware Acceleration of Hash Operations in Modern Microprocessors. IEEE Trans. Computers 70(9): 1412-1426 (2021) - [c150]Cheng-Yen Lee, Kunal Bharathi, Joellen Lansford, Sunil P. Khatri:
NIST-Lite: Randomness Testing of RNGs on an Energy-Constrained Platform. ICCD 2021: 41-48 - [c149]Gian Singh, Ankit Wagle, Sarma B. K. Vrudhula, Sunil P. Khatri:
CIDAN: Computing in DRAM with Artificial Neurons. ICCD 2021: 349-356 - [i11]Ankit Wagle, Sunil P. Khatri, Sarma B. K. Vrudhula:
A Configurable BNN ASIC using a Network of Programmable Threshold Logic Standard Cells. CoRR abs/2104.01699 (2021) - [i10]Gian Singh, Ankit Wagle, Sarma B. K. Vrudhula, Sunil P. Khatri:
CIDAN: Computing in DRAM with Artificial Neurons. CoRR abs/2112.00117 (2021) - 2020
- [c148]He Zhou, Sunil P. Khatri, Jiang Hu, Frank Liu:
Scaled Population Arithmetic for Efficient Stochastic Computing. ASP-DAC 2020: 611-616 - [c147]Kunal Bharathi, Jiang Hu, Sunil P. Khatri:
Scaled Population Subtraction for Approximate Computing. ICCD 2020: 348-355 - [c146]Ankit Wagle, Sunil P. Khatri, Sarma B. K. Vrudhula:
A Configurable BNN ASIC using a Network of Programmable Threshold Logic Standard Cells. ICCD 2020: 433-440 - [c145]Prasenjit Biswas, Sarit Pal, Sunil P. Khatri:
A Mathematical Framework for Exploring Protein Folding Dynamics using Probabilistic Model Checking. ICICT 2020: 114-123 - [c144]Elham Azari, Ankit Wagle, Sunil P. Khatri, Sarma B. K. Vrudhula:
A Statistical Methodology for Post-Fabrication Weight Tuning in a Binary Perceptron. ISQED 2020: 141-148
2010 – 2019
- 2019
- [j28]Andrew J. Douglass, Sunil P. Khatri:
Fast, Ring-Based Design of 3-D Stacked DRAM. IEEE Trans. Very Large Scale Integr. Syst. 27(8): 1731-1741 (2019) - [c143]He Zhou, Sunil P. Khatri, Jiang Hu, Frank Liu:
A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation. DAC 2019: 12 - [c142]Ankit Wagle, Gian Singh, Jinghua Yang, Sunil P. Khatri, Sarma B. K. Vrudhula:
Threshold Logic in a Flash. ICCD 2019: 550-558 - [i9]Ankit Wagle, Gian Singh, Jinghua Yang, Sunil P. Khatri, Sarma B. K. Vrudhula:
Threshold Logic in a Flash. CoRR abs/1910.04910 (2019) - 2018
- [j27]Ahmad Al Kawam, Sunil P. Khatri, Aniruddha Datta:
A GPU-CPU heterogeneous algorithm for NGS read alignment. Int. J. Comput. Biol. Drug Des. 11(1/2): 52-66 (2018) - [j26]Abbas A. Fairouz, Monther Abusultan, Amr Elshennawy, Sunil P. Khatri:
Comparing Leakage Reduction Techniques for an Asynchronous Network-on-Chip Router. J. Low Power Electron. 14(3): 414-427 (2018) - [c141]Kyle Loyka, He Zhou, Sunil P. Khatri:
A Homomorphic Encryption Scheme Based on Affine Transforms. ACM Great Lakes Symposium on VLSI 2018: 51-56 - [c140]Andrew J. Douglass, Sunil P. Khatri:
Synchronization of Ring-Based Resonant Standing Wave Oscillators for 3D Clocking Applications. ICCD 2018: 318-325 - [c139]Kunal Bharathi, Harsh Kumar, Abbas A. Fairouz, Ahmad Al Kawam, Sunil P. Khatri:
A Plain-Text Incremental Compression (PIC) Technique with Fast Lookup Ability. ICCD 2018: 389-396 - 2017
- [j25]Ahmad Al Kawam, Sunil P. Khatri, Aniruddha Datta:
A Survey of Software and Hardware Approaches to Performing Read Alignment in Next Generation Sequencing. IEEE ACM Trans. Comput. Biol. Bioinform. 14(6): 1202-1213 (2017) - [c138]He Zhou, Sunil P. Khatri, Jiang Hu, Frank Liu, Cliff C. N. Sze:
Fast and Highly Scalable Bayesian MDP on a GPU Platform. BCB 2017: 158-167 - [c137]Monther Abusultan, Sunil P. Khatri:
Design of a Flash-based Circuit for Multi-valued Logic. ACM Great Lakes Symposium on VLSI 2017: 41-46 - [c136]Kinshuk Sharma, Sunil P. Khatri:
A Robust C-element Design with Enhanced Metastability Performance. ACM Great Lakes Symposium on VLSI 2017: 95-100 - [c135]Abbas A. Fairouz, Monther Abusultan, Sunil P. Khatri:
Circuit Level Design of a Hardware Hash Unit for use in Modern Microprocessors. ACM Great Lakes Symposium on VLSI 2017: 101-106 - [c134]Abbas A. Fairouz, Sunil P. Khatri:
An FPGA-Based Coprocessor for Hash Unit Acceleration. ICCD 2017: 301-304 - [c133]Andrew J. Douglass, Sunil P. Khatri:
Fast, Ring-Based Design of 3D Stacked DRAM. ICCD 2017: 665-672 - 2016
- [j24]Viacheslav V. Fedorov, Monther Abusultan, Sunil P. Khatri:
FTCAM: An Area-Efficient Flash-Based Ternary CAM Design. IEEE Trans. Computers 65(8): 2652-2658 (2016) - [c132]He Zhou, Jiang Hu, Sunil P. Khatri, Frank Liu, Cliff C. N. Sze, Mohammadmahdi R. Yousefi:
GPU acceleration for Bayesian control of Markovian genetic regulatory networks. BHI 2016: 304-307 - [c131]Venkateshwar Kottapalli, Sunil P. Khatri:
A practical methodology to validate the statistical behavior of bloom filters. CODES+ISSS 2016: 1:1-1:8 - [c130]Monther Abusultan, Suman Chakravorty, Sunil P. Khatri:
A GPU-based implementation of a sensor tasking methodology. FUSION 2016: 1398-1405 - [c129]Monther Abusultan, Sunil P. Khatri:
A flash-based digital circuit design flow. ICCAD 2016: 6 - [c128]Monther Abusultan, Sunil P. Khatri:
Implementing low power digital circuits using flash devices. ICCD 2016: 109-116 - [c127]Abbas A. Fairouz, Monther Abusultan, Sunil P. Khatri:
A novel hardware hash unit design for modern microprocessors. ICCD 2016: 412-415 - [c126]Monther Abusultan, Sunil P. Khatri:
Exploring static and dynamic flash-based FPGA design topologies. ICCD 2016: 416-419 - [c125]Monther Abusultan, Sunil P. Khatri:
A Ternary-Valued, Floating Gate Transistor-Based Circuit Design Approach. ISVLSI 2016: 719-724 - [i8]Laszlo B. Kish, Claes-Goran Granqvist, Sunil P. Khatri, Ferdinand Peper:
Response to "Comment on 'Zero and negative energy dissipation at information-theoretic erasure'". CoRR abs/1602.02638 (2016) - 2015
- [c124]Monther Abusultan, Sunil P. Khatri:
Delay, Power and Energy Tradeoffs in Deep Voltage-scaled FPGAs. ACM Great Lakes Symposium on VLSI 2015: 111-114 - [c123]Luke Murray, Sunil P. Khatri:
An Efficient Approach to Sample On-Chip Power Supplies. ACM Great Lakes Symposium on VLSI 2015: 241-244 - [c122]Joao Marcos de Aguiar, Sunil P. Khatri:
Exploring the viability of stochastic computing. ICCD 2015: 391-394 - [i7]Laszlo B. Kish, Claes-Göran Granqvist, Sunil P. Khatri, Ferdinand Peper:
Zero and negative energy dissipation at information-theoretic erasure. CoRR abs/1507.08906 (2015) - 2014
- [c121]Monther Abusultan, Sunil P. Khatri:
Look-up Table Design for Deep Sub-threshold through Full-Supply Operation. FCCM 2014: 259-266 - [c120]Monther Abusultan, Sunil P. Khatri:
FPGA LUT design for wide-band dynamic voltage and frequency scaled operation (abstract only). FPGA 2014: 241 - [c119]Monther Abusultan, Sunil P. Khatri:
A comparison of FinFET based FPGA LUT designs. ACM Great Lakes Symposium on VLSI 2014: 353-358 - [c118]Viacheslav V. Fedorov, Monther Abusultan, Sunil P. Khatri:
An area-efficient Ternary CAM design using floating gate transistors. ICCD 2014: 55-60 - [c117]Amr Elshennawy, Sunil P. Khatri:
An asynchronous Network-on-Chip router with low standby power. ICCD 2014: 394-399 - [c116]Kun Bian, D. M. H. Walker, Sunil P. Khatri:
Techniques to Improve the Efficiency of SAT Based Path Delay Test Generation. VLSID 2014: 50-55 - 2013
- [j23]John F. Croix, Sunil P. Khatri, Kanupriya Gulati:
Using GPUs to Accelerate CAD Algorithms. IEEE Des. Test 30(1): 8-16 (2013) - [c115]Ayan Mandal, Sunil P. Khatri, Rabi N. Mahapatra:
Exploring topologies for source-synchronous ring-based network-on-chip. DATE 2013: 1026-1031 - [c114]Rajeev Kumar, Sunil P. Khatri:
Crosstalk avoidance codes for 3D VLSI. DATE 2013: 1673-1678 - [c113]Kun Bian, D. M. H. Walker, Sunil P. Khatri, Shayak Lahiri:
Mixed structural-functional path delay test generation and compaction. DFTS 2013: 7-12 - [c112]Aditya Belsare, Steve Liu, Sunil P. Khatri:
GPU implementation of a scalable non-linear congruential generator for cryptography applications. ACM Great Lakes Symposium on VLSI 2013: 89-94 - [c111]Ayan Mandal, Sunil P. Khatri, Rabi N. Mahapatra:
A source-synchronous Htree-based network-on-chip. ACM Great Lakes Symposium on VLSI 2013: 161-166 - [c110]Amr Elshennawy, Craig M. Marianno, Sunil P. Khatri:
Architecture and 3D device simulation of a PIN diode-based Gamma radiation detector. ACM Great Lakes Symposium on VLSI 2013: 329-330 - [c109]Pey-Chang Kent Lin, Sunil P. Khatri:
Noise-based algorithms for functional equivalence and tautology checking. ICCD 2013: 235-240 - [c108]Ayan Mandal, Kalyana C. Bollapalli, Nikhil Jayakumar, Sunil P. Khatri, Rabi N. Mahapatra:
A low-jitter phase-locked resonant clock generation and distribution scheme. ICCD 2013: 487-490 - 2012
- [j22]Serap A. Savari, S. M. Hossein Tabatabaei Yazdi, Navid Abedini, Sunil P. Khatri:
On Optimal and Achievable Fix-Free Codes. IEEE Trans. Inf. Theory 58(8): 5112-5129 (2012) - [c107]Pey-Chang Kent Lin, Sunil P. Khatri:
Application of logic synthesis to the understanding and cure of genetic diseases. DAC 2012: 734-740 - [c106]Pey-Chang Kent Lin, Ayan Mandal, Sunil P. Khatri:
Boolean satisfiability using noise based logic. DAC 2012: 1260-1261 - [c105]Ayan Mandal, Sunil P. Khatri, Rabi N. Mahapatra:
A fast, source-synchronous ring-based network-on-chip design. DATE 2012: 1489-1494 - [c104]Pey-Chang Kent Lin, Sunil P. Khatri:
Determining gene function in boolean networks using boolean satisfiability. GENSiPS 2012: 176-179 - [c103]Bhavitavya Bhadviya, Ayan Mandal, Sunil P. Khatri:
Alleviating NBTI-induced failure in off-chip output drivers. ACM Great Lakes Symposium on VLSI 2012: 295-298 - [c102]Subramanian Poothamkurissi Swaminathan, Pey-Chang Kent Lin, Sunil P. Khatri:
Timing aware partitioning for multi-FPGA based logic simulation using top-down selective hierarchy flattening. ICCD 2012: 153-158 - [c101]Rajeev Kumar, Ayan Mandal, Sunil P. Khatri:
An efficient arithmetic Sum-of-Product (SOP) based multiplication approach for FIR filters and DFT. ICCD 2012: 195-200 - [c100]Ayan Mandal, Sunil P. Khatri, Rabi N. Mahapatra:
Architectural simulations of a fast, source-synchronous ring-based Network-on-Chip design. ICCD 2012: 482-483 - 2011
- [j21]Laszlo B. Kish, Sunil P. Khatri, Sergey M. Bezrukov, Ferdinand Peper, Zoltan Gingl, Tamás Horváth:
Noise-based Deterministic Logic and Computing: a Brief Survey. Int. J. Unconv. Comput. 7(1-2): 101-113 (2011) - [j20]Didem Zeliha Turker, Sunil P. Khatri, Edgar Sánchez-Sinencio:
A DCVSL Delay Cell for Fast Low Power Frequency Synthesis Applications. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(6): 1225-1238 (2011) - [c99]Pey-Chang Kent Lin, Sunil P. Khatri:
Efficient cancer therapy using Boolean networks and Max-SAT-based ATPG. GENSiPS 2011: 87-90 - [c98]Pey-Chang Kent Lin, Alex Ivanov, Bradley Johnson, Sunil P. Khatri:
A novel cryptographic key exchange scheme using resistors. ICCD 2011: 451-452 - [c97]Ayan Mandal, Nikhil Jayakumar, Kalyana C. Bollapalli, Sunil P. Khatri, Rabi N. Mahapatra:
An Automated Approach for Minimum Jitter Buffered H-Tree Construction. VLSI Design 2011: 76-81 - [c96]Ayan Mandal, Vinay Karkala, Sunil P. Khatri, Rabi N. Mahapatra:
Interconnected Tile Standing Wave Resonant Oscillator Based Clock Distribution Circuits. VLSI Design 2011: 82-87 - [i6]Laszlo B. Kish, Sunil P. Khatri, Sergey M. Bezrukov, Ferdinand Peper, Zoltan Gingl, Tamás Horváth:
Noise-based information processing: Noise-based logic and computing: what do we have so far? CoRR abs/1102.2256 (2011) - [i5]Pey-Chang Kent Lin, Ayan Mandal, Sunil P. Khatri:
Boolean Satisfiability using Noise Based Logic. CoRR abs/1110.0550 (2011) - 2010
- [j19]Kanupriya Gulati, Sunil P. Khatri:
Fault Table Computation on GPUs. J. Electron. Test. 26(2): 195-209 (2010) - [j18]Nikhil Jayakumar, Sunil P. Khatri:
A Simultaneous Input Vector Control and Circuit Modification Technique to Reduce Leakage with Zero Delay Penalty. ACM Trans. Design Autom. Electr. Syst. 16(1): 9:1-9:20 (2010) - [c95]Kalyana C. Bollapalli, Sunil P. Khatri, Laszlo B. Kish:
Implementing digital logic with sinusoidal supplies. DATE 2010: 315-318 - [c94]Navid Abedini, Sunil P. Khatri, Serap A. Savari:
A SAT-Based Scheme to Determine Optimal Fix-Free Codes. DCC 2010: 169-178 - [c93]Pey-Chang Kent Lin, Sunil P. Khatri:
Inference of gene predictor set using Boolean satisfiability. GENSiPS 2010: 1-4 - [c92]Kanupriya Gulati, Sunil P. Khatri:
Boolean satisfiability on a graphics processor. ACM Great Lakes Symposium on VLSI 2010: 123-126 - [c91]Pey-Chang Kent Lin, Sunil P. Khatri:
VLSI implementation of a non-linear feedback shift register for high-speed cryptography applications. ACM Great Lakes Symposium on VLSI 2010: 381-384 - [c90]Vinay Karkala, Joseph Wanstrath, Travis Lacour, Sunil P. Khatri:
Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT. ICCAD 2010: 735-738 - [c89]Rajesh Kumar, Sunil P. Khatri:
An efficient pulse flip-flop based launch-on-shift scan cell. ISCAS 2010: 4105-4108 - [i4]Zoltan Gingl, Sunil P. Khatri, Laszlo B. Kish:
Towards brain-inspired computing. CoRR abs/1003.3932 (2010) - [i3]Laszlo B. Kish, Sunil P. Khatri, Ferdinand Peper:
Instantaneous noise-based logic. CoRR abs/1004.2652 (2010) - [i2]Laszlo B. Kish, Sunil P. Khatri, Tamás Horváth:
Computation using Noise-based Logic: Efficient String Verification over a Slow Communication Channel. CoRR abs/1005.1560 (2010) - [i1]Laszlo B. Kish, Sunil P. Khatri, Sergey M. Bezrukov, Ferdinand Peper, Zoltan Gingl, Tamás Horváth:
Noise-based deterministic logic and computing: a brief survey. CoRR abs/1007.5282 (2010)
2000 – 2009
- 2009
- [j17]Sasidharan Ekambavanan, Rajesh Garg, Sunil P. Khatri, Krishna R. Narayanan:
Encoding Serial Graphical Data for Energy-Delay Product/Energy Minimization. J. Low Power Electron. 5(2): 157-172 (2009) - [j16]Kalyana C. Bollapalli, Rajesh Garg, Kanupriya Gulati, Sunil P. Khatri:
Selective Forward Body Bias for High Speed and Low Power SRAMs. J. Low Power Electron. 5(2): 185-195 (2009) - [j15]Kanupriya Gulati, Suganth Paul, Sunil P. Khatri, Srinivas Patil, Abhijit Jas:
FPGA-based hardware acceleration for Boolean satisfiability. ACM Trans. Design Autom. Electr. Syst. 14(2): 33:1-33:11 (2009) - [j14]Suganth Paul, Nikhil Jayakumar, Sunil P. Khatri:
A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations. IEEE Trans. Very Large Scale Integr. Syst. 17(2): 269-277 (2009) - [j13]Chunjie Duan, Victor H. Cordero Calle, Sunil P. Khatri:
Efficient On-Chip Crosstalk Avoidance CODEC Design. IEEE Trans. Very Large Scale Integr. Syst. 17(4): 551-560 (2009) - [j12]Rajesh Garg, Nikhil Jayakumar, Sunil P. Khatri, Gwan S. Choi:
Circuit-Level Design Approaches for Radiation-Hard Digital Electronics. IEEE Trans. Very Large Scale Integr. Syst. 17(6): 781-792 (2009) - [c88]Kanupriya Gulati, Sunil P. Khatri:
Accelerating statistical static timing analysis using graphics processing units. ASP-DAC 2009: 260-265 - [c87]Kanupriya Gulati, John F. Croix, Sunil P. Khatri, Rahm Shastry:
Fast circuit simulation on graphics processing units. ASP-DAC 2009: 403-408 - [c86]Rajesh Garg, Sunil P. Khatri:
Efficient analytical determination of the SEU-induced pulse shape. ASP-DAC 2009: 461-467 - [c85]Kanupriya Gulati, Sunil P. Khatri, Peng Li:
Closed-loop modeling of power and temperature profiles of FPGAs. FPGA 2009: 287 - [c84]Jeff L. Cobb, Kanupriya Gulati, Sunil P. Khatri:
Robust window-based multi-node technology-independent logic minimization. ACM Great Lakes Symposium on VLSI 2009: 357-362 - [c83]Kalyana C. Bollapalli, Rajesh Garg, Kanupriya Gulati, Sunil P. Khatri:
Low power and high performance sram design using bank-based selective forward body bias. ACM Great Lakes Symposium on VLSI 2009: 441-444 - [c82]Kanupriya Gulati, Sunil P. Khatri:
Fault table generation using Graphics Processing Units. HLDVT 2009: 60-67 - [c81]John F. Croix, Sunil P. Khatri:
Introduction to GPU programming for EDA. ICCAD 2009: 276-280 - [c80]Rajesh Kumar, Kalyana C. Bollapalli, Rajesh Garg, Tarun Soni, Sunil P. Khatri:
A robust pulsed flip-flop and its use in enhanced scan design. ICCD 2009: 97-102 - [c79]Kalyana C. Bollapalli, Rajesh Garg, Kanupriya Gulati, Sunil P. Khatri:
On-chip bidirectional wiring for heavily pipelined systems using network coding. ICCD 2009: 131-136 - [c78]Rajesh Garg, Sunil P. Khatri:
3D simulation and analysis of the radiation tolerance of voltage scaled digital circuit. ICCD 2009: 498-504 - [c77]Rajesh Kumar, Vinay Karkala, Rajesh Garg, Tanuj Jindal, Sunil P. Khatri:
A radiation tolerant Phase Locked Loop design for digital electronics. ICCD 2009: 505-510 - [c76]Vinay Karkala, Kalyana C. Bollapalli, Rajesh Garg, Sunil P. Khatri:
A PLL design based on a standing wave resonant oscillator. ICCD 2009: 511-516 - [c75]Srikanth Alaparthi, Kanupriya Gulati, Sunil P. Khatri:
Sorting Binary Numbers in Hardware - A Novel Algorithm and its Implementation. ISCAS 2009: 2225-2228 - [c74]Suganth Paul, Rajesh Garg, Sunil P. Khatri, Sheila Vaidya:
Design and implementation of a sub-threshold BFSK transmitter. ISQED 2009: 664-672 - [c73]Rajballav Dash, Rajesh Garg, Sunil P. Khatri, Gwan S. Choi:
SEU hardened clock regeneration circuits. ISQED 2009: 806-813 - [c72]Laszlo B. Kish, Sergey M. Bezrukov, Sunil P. Khatri, Zoltan Gingl, S. Sethuraman:
Noise-Based Logic and Computing: From Boolean Logic Gates to Brain Circuitry and Its Possible Hardware Realization. IWNC 2009: 13-22 - 2008
- [j11]Kanupriya Gulati, Mandar Waghmode, Sunil P. Khatri, Weiping Shi:
Efficient, scalable hardware engine for Boolean satisfiability and unsatisfiable core extraction. IET Comput. Digit. Tech. 2(3): 214-229 (2008) - [j10]Kanupriya Gulati, Nikhil Jayakumar, Sunil P. Khatri, D. M. H. Walker:
A probabilistic method to determine the minimum leakage vector for combinational designs in the presence of random PVT variations. Integr. 41(3): 399-412 (2008) - [j9]Sabyasachi Das, Sunil P. Khatri:
A Timing-Driven Approach to Synthesize Fast Barrel Shifters. IEEE Trans. Circuits Syst. II Express Briefs 55-II(1): 31-35 (2008) - [j8]Nikhil Saluja, Kanupriya Gulati, Sunil P. Khatri:
SAT-based ATPG using multilevel compatible don't-cares. ACM Trans. Design Autom. Electr. Syst. 13(2): 24:1-24:18 (2008) - [j7]Sabyasachi Das, Sunil P. Khatri:
Resource sharing among mutually exclusive sum-of-product blocks for area reduction. ACM Trans. Design Autom. Electr. Syst. 13(3): 51:1-51:7 (2008) - [j6]Sabyasachi Das, Sunil P. Khatri:
A Novel Hybrid Parallel-Prefix Adder Architecture With Efficient Timing-Area Characteristic. IEEE Trans. Very Large Scale Integr. Syst. 16(3): 326-331 (2008) - [j5]