Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Low-Latency FPGA Accelerator for YOLOv3-Tiny With Flexible Layerwise ..."

Minsik Kim et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2023.3335949

access: closed

type: Journal Article

metadata version: 2024-03-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/KimOCSNL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/KimOCSNL24
Minsik Kim, Kyoungseok Oh, Youngmock Cho, Hojin Seo, Xuan Truong Nguyen, Hyuk-Jae Lee:
A Low-Latency FPGA Accelerator for YOLOv3-Tiny With Flexible Layerwise Mapping and Dataflow. IEEE Trans. Circuits Syst. I Regul. Pap. 71(3): 1158-1171 (2024)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.