default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 35
Volume 35, Number 1, January 2016
- Xuanyao Fong
, Yusung Kim, Karthik Yogendra, Deliang Fan, Abhronil Sengupta, Anand Raghunathan, Kaushik Roy:
Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives. 1-22 - Jun Tao, Changhai Liao, Xuan Zeng, Xin Li:
Harvesting Design Knowledge From the Internet: High-Dimensional Performance Tradeoff Modeling for Large-Scale Analog Circuits. 23-36 - Yu Zheng, Shuo Yang, Swarup Bhunia:
SeMIA: Self-Similarity-Based IC Integrity Analysis. 37-48 - Chongxi Bao, Domenic Forte, Ankur Srivastava:
On Reverse Engineering-Based Hardware Trojan Detection. 49-57 - Liang Shi, Kaijie Wu, Mengying Zhao, Chun Jason Xue, Duo Liu, Edwin Hsing-Mean Sha:
Retention Trimming for Lifetime Improvement of Flash Memory Storage Systems. 58-71 - Amit Kumar Singh, Muhammad Shafique, Akash Kumar, Jörg Henkel:
Resource and Throughput Aware Execution Trace Analysis for Efficient Run-Time Mapping on MPSoCs. 72-85 - Philipp Niemann, Robert Wille, D. Michael Miller, Mitchell A. Thornton, Rolf Drechsler:
QMDDs: Efficient Quantum Function Representation and Manipulation. 86-99 - Adrian Alin Lifa, Petru Eles, Zebo Peng:
A Reconfigurable Framework for Performance Enhancement With Dynamic FPGA Configuration Prefetching. 100-113 - Dimitri Kagaris:
MOTO-X: A Multiple-Output Transistor-Level Synthesis CAD Tool. 114-127 - Shyamapada Mukherjee, Suchismita Roy:
Nearly-2-SAT Solutions for Segmented-Channel Routing. 128-140 - Baris Arslan, Alex Orailoglu:
Power-Aware Delay Test Quality Optimization for Multiple Frequency Domains. 141-154 - Vikram B. Suresh, Sandip Kundu:
Managing Test Coverage Uncertainty due to Random Noise in Nano-CMOS: A Case-Study on an SRAM Array. 155-165 - Lechang Liu, Ramesh K. Pokharel:
Compact Modeling of Phase-Locked Loop Frequency Synthesizer for Transient Phase Noise and Jitter Simulation. 166-170
Volume 35, Number 2, February 2016
- Yiqun Wang, Yongpan Liu, Cong Wang, Zewei Li, Xiao Sheng, Hyung Gyu Lee, Naehyuck Chang, Huazhong Yang:
Storage-Less and Converter-Less Photovoltaic Energy Harvesting With Maximum Power Point Tracking for Internet of Things. 173-186 - Mohammad Javad Sharifi, Davoud Bahrepour:
A Multiloop and Full Amplitude Hysteresis Model for Molecular Electronics. 187-196 - André Lange, Christoph Sohrmann, Roland Jancke, Joachim Haase, Binjie Cheng, Asen Asenov, Ulf Schlichtmann:
Multivariate Modeling of Variability Supporting Non-Gaussian and Correlated Parameters. 197-210 - Anwar Jarndal, Riadh Essaadali, Ammar B. Kouki:
A Reliable Model Parameter Extraction Method Applied to AlGaN/GaN HEMTs. 211-219 - Gracieli Posser, Vivek Mishra, Palkesh Jain, Ricardo Reis, Sachin S. Sapatnekar:
Cell-Internal Electromigration: Analysis and Pin Placement Based Optimization. 220-231 - Xuan Dong, Lihong Zhang:
Lithography-Aware Analog Layout Retargeting. 232-245 - Seong-I Lei, Wai-Kei Mak:
Optimizing Pin Assignment and Escape Routing for Blind-via-Based PCBs. 246-259 - Junxiu Liu, Jim Harkin, Yuhua Li, Liam P. Maguire:
Fault-Tolerant Networks-on-Chip Routing With Coarse and Fine-Grained Look-Ahead. 260-273 - Sungyoul Seo, Yong Lee, Sungho Kang:
Tri-State Coding Using Reconfiguration of Twisted Ring Counter for Test Data Compression. 274-284 - Jian Wang, Huawei Li, Tao Lv, Tiancheng Wang, Xiaowei Li, Sandip Kundu:
Abstraction-Guided Simulation Using Markov Analysis for Functional Verification. 285-297 - Joon-Sung Yang, Jinsuk Chung, Nur A. Touba:
Enhancing Superset X-Canceling Method With Relaxed Constraints on Fault Observation. 298-308 - Mukesh Agrawal, Krishnendu Chakrabarty, Bill Eklow:
A Distributed, Reconfigurable, and Reusable BIST Infrastructure for Test and Diagnosis of 3-D-Stacked ICs. 309-322 - Fangming Ye, Zhaobo Zhang, Krishnendu Chakrabarty, Xinli Gu:
Adaptive Board-Level Functional Fault Diagnosis Using Incremental Decision Trees. 323-336 - Irith Pomeranz:
Balancing the Numbers of Detected Faults for Improved Test Set Quality. 337-341
Volume 35, Number 3, March 2016
- Vijaykrishnan Narayanan, Charles J. Alpert, Sara Dailey:
Editorial. 345 - Prajit Nandi, Hirak Talukdar, Dhiraj Kumar, Ashvinkumar G. Katakwar:
A Novel Approach to Design SAR-ADC: Design Partitioning Method. 346-356 - Trey Reece, William H. Robinson:
Detection of Hardware Trojans in Third-Party Intellectual Property Using Untrusted Modules. 357-366 - Mojtaba Ebrahimi, Hossein Asadi, Rajendra Bishnoi, Mehdi Baradaran Tahoori:
Layout-Based Modeling and Mitigation of Multiple Event Transients. 367-379 - Jianlei Yang, Peiyuan Wang, Yaojun Zhang, Yuanqing Cheng, Weisheng Zhao, Yiran Chen, Hai (Helen) Li:
Radiation-Induced Soft Error Analysis of STT-MRAM: A Device to Circuit Approach. 380-393 - Benjamin Carrión Schäfer:
Probabilistic Multiknob High-Level Synthesis Design Space Exploration Acceleration. 394-406 - Jason Cong, Peng Li, Bingjun Xiao, Peng Zhang:
An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers. 407-418 - Alberto A. Del Barrio, Jason Cong, Román Hermida:
A Distributed Clustered Architecture to Tackle Delay Variations in Datapath Synthesis. 419-432 - Qi Guo, Tianshi Chen, Yunji Chen, Franz Franchetti:
Accelerating Architectural Simulation Via Statistical Techniques: A Survey. 433-446 - Fan Lan, Yun Pan, Kwang-Ting (Tim) Cheng:
An Efficient Network-on-Chip Yield Estimation Approach Based on Gibbs Sampling. 447-457 - Yu-Chung Hsiao, Luca Daniel:
CAPLET: A Highly Parallelized Field Solver for Capacitance Extraction Using Instantiable Basis Functions. 458-470 - Zhiliang Qian, Da-Cheng Juan, Paul Bogdan, Chi-Ying Tsui, Diana Marculescu, Radu Marculescu:
A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip (NoC) Architectures. 471-484 - Xueyang Wang, Ramesh Karri:
Reusing Hardware Performance Counters to Detect and Identify Kernel Control-Flow Modifying Rootkits. 485-498 - Dong Xiang, Kele Shen, Bhargab B. Bhattacharya, Xiaoqing Wen, Xijiang Lin:
Thermal-Aware Small-Delay Defect Testing in Integrated Circuits for Mitigating Overkill. 499-512 - Caio Araujo T. Campos, Abner Luis Panho Marciano, Omar P. Vilela Neto, Frank Sill Torres:
USE: A Universal, Scalable, and Efficient Clocking Scheme for QCA. 513-517
Volume 35, Number 4, April 2016
- Tony F. Wu, Karthik Ganesan, Yunqing Alexander Hu, H.-S. Philip Wong, S. Simon Wong, Subhasish Mitra:
TPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits. 521-534 - Firew Siyoum, Marc Geilen, Henk Corporaal:
End-to-End Latency Analysis of Dataflow Scenarios Mapped Onto Shared Heterogeneous Resources. 535-548 - Soumitra Pal, Aminul Islam:
Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications. 549-558 - Kai Hu, Tsung-Yi Ho, Krishnendu Chakrabarty:
Wash Optimization and Analysis for Cross-Contamination Removal Under Physical Constraints in Flow-Based Microfluidic Biochips. 559-572 - Bajaj Ronak, Suhaib A. Fahmy:
Mapping for Maximum Performance on FPGA DSP Blocks. 573-585 - Hsuan-Ming Huang, Charles H.-P. Wen:
Layout-Based Soft Error Rate Estimation Framework Considering Multiple Transient Faults - From Device to Circuit Level. 586-597 - Hui-Ju Katherine Chiang, Chi-Yuan Liu, Jie-Hong R. Jiang, Yao-Wen Chang:
Simultaneous EUV Flare Variation Minimization and CMP Control by Coupling-Aware Dummification. 598-610 - Qing Xie, Donghwa Shin, Naehyuck Chang, Massoud Pedram:
Joint Charge and Thermal Management for Batteries in Portable Systems With Hybrid Power Sources. 611-622 - Francesco Beneventi, Andrea Bartolini, Pascal Vivet, Luca Benini:
Thermal Analysis and Interpolation Techniques for a Logic + WideIO Stacked DRAM Test Chip. 623-636 - Florian Sagstetter, Peter Waszecki, Sebastian Steinhorst, Martin Lukasiewycz, Samarjit Chakraborty:
Multischedule Synthesis for Variant Management in Automotive Time-Triggered Systems. 637-650 - Fazal Hameed, Lars Bauer, Jörg Henkel:
Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction. 651-664 - Fangming Ye, Farshad Firouzi, Yang Yang, Krishnendu Chakrabarty, Mehdi Baradaran Tahoori:
On-Chip Droop-Induced Circuit Delay Prediction Based on Support-Vector Machines. 665-678 - Zheng Gong, Rashid Rashidzadeh:
TSV Extracted Equivalent Circuit Model and an On-Chip Test Solution. 679-690 - Min Huang, Zhaoqing Liu, Liyan Qiao, Yi Wang, Zili Shao:
An Endurance-Aware Metadata Allocation Strategy for MLC NAND Flash Memory Storage Systems. 691-694
Volume 35, Number 5, May 2016
- Shiyan Hu, Xiaobo Sharon Hu, Albert Y. Zomaya:
Guest Editorial Leveraging Design Automation Techniques for Cyber-Physical System Design. 697-698 - Bowen Zheng, Peng Deng, Anguluri Rajasekhar, Qi Zhu, Fabio Pasqualetti:
Cross-Layer Codesign for Secure Cyber-Physical Systems. 699-711 - Mianxiong Dong, Kaoru Ota, Laurence T. Yang, Anfeng Liu, Minyi Guo:
LSCD: A Low-Storage Clone Detection Protocol for Cyber-Physical Systems. 712-723 - Daming Zhang, Yongpan Liu, Jinyang Li, Chun Jason Xue, Xueqing Li, Yu Wang, Huazhong Yang:
Solar Power Prediction Assisted Intra-task Scheduling for Nonvolatile Sensor Nodes. 724-737 - Domenico Balsamo, Anup Das, Alex S. Weddell, Davide Brunelli, Bashir M. Al-Hashimi, Geoff V. Merrett, Luca Benini:
Graceful Performance Modulation for Power-Neutral Transient Computing Systems. 738-749 - Hyung-Chan An, Hoeseok Yang, Soonhoi Ha:
A Formal Approach to Power Optimization in CPSs With Delay-Workload Dependence Awareness. 750-763 - Mirela Alistar, Paul Pop, Jan Madsen:
Synthesis of Application-Specific Fault-Tolerant Digital Microfluidic Biochip Architectures. 764-777 - Muhammad Umer Khan, Shuai Li, Qixin Wang, Zili Shao:
CPS Oriented Control Design for Networked Surveillance Robots With Multiple Physical Constraints. 778-791 - Bin Zhou, Wei Zhang, Thambipillai Srikanthan, Jason Teo Kian Jin, Vivek Chaturvedi, Tao Luo:
Cost-efficient Acceleration of Hardware Trojan Detection Through Fan-Out Cone Analysis and Weighted Random Pattern Technique. 792-805 - Luca Gaetano Amarù, Pierre-Emmanuel Gaillardon, Giovanni De Micheli:
Majority-Inverter Graph: A New Paradigm for Logic Optimization. 806-819 - Subhendu Roy, Mihir R. Choudhury, Ruchir Puri, David Z. Pan:
Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs. 820-831 - Qinggao Mei, Wim Schoenmaker, Shih-Hung Weng, Hao Zhuang, Chung-Kuan Cheng, Quan Chen:
An Efficient Transient Electro-Thermal Simulation Framework for Power Integrated Circuits. 832-843 - Anastasios Psarras, Junghee Lee, Ioannis Seitanidis, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos:
PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels. 844-857 - Seyed Nematollah Adel Ahmadyan, Shobha Vasudevan:
Automated Transient Input Stimuli Generation for Analog Circuits. 858-871 - Emad Ebeid, Franco Fummi, Davide Quaglia:
Erratum to "Model-Driven Design of Network Aspects of Distributed Embedded Systems". 872
Volume 35, Number 6, June 2016
- Rishad A. Shafik, Sheng Yang, Anup Das, Luis Alfonso Maeda-Nunez, Geoff V. Merrett, Bashir M. Al-Hashimi:
Learning Transfer-Based Adaptive Energy Minimization in Embedded Systems. 877-890 - Linbo Long, Duo Liu, Liang Liang, Xiao Zhu, Kan Zhong, Zili Shao, Edwin Hsing-Mean Sha:
Morphable Resistive Memory Optimization for Mobile Virtualization. 891-904 - Xue-Yang Zhu, Marc Geilen, Twan Basten, Sander Stuijk:
Multiconstraint Static Scheduling of Synchronous Dataflow Graphs Via Retiming and Unfolding. 905-918 - Hamid Savoj, Alan Mishchenko, Robert K. Brayton:
m-Inductive Property of Sequential Circuits. 919-930 - Stephan Weber, Tiago Ressurreicao, Cândido Duarte:
Yield Prediction With a New Generalized Process Capability Index Applicable to Non-Normal Data. 931-942 - Srinivas Jallepalli, Ram Mooraka, Sanjay Parihar, Earl Hunter, Elie Maalouf:
Employing Scaled Sigma Sampling for Efficient Estimation of Rare Event Probabilities in the Absence of Input Domain Mapping. 943-956 - Srinivas Jallepalli, Ram Mooraka, Sanjay Parihar, Earl Hunter, Elie Maalouf:
Rapid Assessment of Design Sensitivity to Process Excursions via Scaled Sigma Sampling. 957-970 - Changhai Liao, Jun Tao, Xuan Zeng, Yangfeng Su, Dian Zhou, Xin Li:
Efficient Spatial Variation Modeling of Nanoscale Integrated Circuits Via Hidden Markov Tree. 971-984 - Shi Jin, Fangming Ye, Zhaobo Zhang, Krishnendu Chakrabarty, Xinli Gu:
Efficient Board-Level Functional Fault Diagnosis With Missing Syndromes. 985-998 - Yanhong Zhou, Tiancheng Wang, Huawei Li, Tao Lv, Xiaowei Li:
Functional Test Generation for Hard-to-Reach States Using Path Constraint Solving. 999-1011 - Xiaobing Shi, Nicola Nicolici:
On-Chip Cube-Based Constrained-Random Stimuli Generation for Post-Silicon Validation. 1012-1025 - Alberto Griggio, Marco Roveri:
Comparing Different Variants of the ic3 Algorithm for Hardware Model Checking. 1026-1039 - Leibin Ni, Sai Manoj P. D., Yang Song, Chenjie Gu, Hao Yu:
A Zonotoped Macromodeling for Eye-Diagram Verification of High-Speed I/O Links With Jitter and Parameter Variations. 1040-1051
Volume 35, Number 7, July 2016
- Sven Tenzing Choden Konigsmark, Deming Chen, Martin D. F. Wong:
PolyPUF: Physically Secure Self-Divergence. 1053-1066 - Abhishek Basak, Swarup Bhunia:
P-Val: Antifuse-Based Package-Level Defense Against Counterfeit ICs. 1067-1078 - Keonsoo Ha, Jaeyong Jeong, Jihong Kim:
An Integrated Approach for Managing Read Disturbs in High-Density NAND Flash Memory. 1079-1091 - Hyeon Uk Sim, Hongsik Lee, Seongseok Seo, Jongeun Lee:
Mapping Imperfect Loops to Coarse-Grained Reconfigurable Architectures. 1092-1104 - Kuo-Hsuan Meng, Vrashank Shukla, Elyse Rosenbaum:
Full-Component Modeling and Simulation of Charged Device Model ESD. 1105-1113 - Wangkun Jia, Brian T. Helenbrook, Ming-C. Cheng:
Fast Thermal Simulation of FinFET Circuits Based on a Multiblock Reduced-Order Model. 1114-1124 - Lucian Vintan, Radu Chis, Muhammad Ali Ismail, Cristian Cotofana:
Improving Computing Systems Automatic Multiobjective Optimization Through Meta-Optimization. 1125-1129 - Hung-I Lee, Chen-Yo Han, James Chien-Mo Li:
A Multicircuit Simulator Based on Inverse Jacobian Matrix Reuse. 1130-1137 - Li Yu, Sharad Saxena, Christopher Hess, Ibrahim Abe M. Elfadel, Dimitri A. Antoniadis, Duane S. Boning:
Compact Model Parameter Extraction Using Bayesian Inference, Incomplete New Measurements, and Optimal Bias Selection. 1138-1150 - Di Zhu, Siyu Yue, Naehyuck Chang, Massoud Pedram:
Toward a Profitable Grid-Connected Hybrid Electrical Energy Storage System for Residential Use. 1151-1164 - Yun Liang, Muhammad Teguh Satria, Kyle Rupnow, Deming Chen:
An Accurate GPU Performance Model for Effective Control Flow Divergence Optimization. 1165-1178 - Kai Hu, Bhargab B. Bhattacharya, Krishnendu Chakrabarty:
Fault Diagnosis for Leakage and Blockage Defects in Flow-Based Microfluidic Biochips. 1179-1191 - Tianjian Li, Feng Xie, Xiaoyao Liang, Qiang Xu, Krishnendu Chakrabarty, Naifeng Jing, Li Jiang:
A Novel Test Method for Metallic CNTs in CNFET-Based SRAMs. 1192-1205 - Tim Pruss, Priyank Kalla, Florian Enescu:
Efficient Symbolic Computation for Word-Level Abstraction From Combinational Circuits for Verification Over Finite Fields. 1206-1218 - Taewoo Han, Inhyuk Choi, Hyunggoy Oh, Sungho Kang:
Parallelized Network-on-Chip-Reused Test Access Mechanism for Multiple Identical Cores. 1219-1223 - Angelo Ciccazzo, Gianni Di Pillo, Vittorio Latorre:
A SVM Surrogate Model-Based Method for Parametric Yield Optimization. 1224-1228
Volume 35, Number 8, August 2016
- Mark Po-Hung Lin, Po-Hsun Chang, Shuenn-Yuh Lee, Helmut E. Graeb:
DeMixGen: Deterministic Mixed-Signal Layout Generation With Separated Analog and Digital Signal Paths. 1229-1242 - Hung-Chih Ou, Kai-Han Tseng, Jhao-Yan Liu, I-Peng Wu, Yao-Wen Chang:
Layout-Dependent Effects-Aware Analytical Analog Placement. 1243-1254 - Fa Wang, Paolo Cachecho, Wangyang Zhang, Shupeng Sun, Xin Li, Rouwaida Kanj, Chenjie Gu:
Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed-Signal Circuits by Reusing Early-Stage Data. 1255-1268 - Junlong Zhou, Tongquan Wei, Mingsong Chen, Jianming Yan, Xiaobo Sharon Hu, Yue Ma:
Thermal-Aware Task Scheduling for Energy Minimization in Heterogeneous Real-Time MPSoC Systems. 1269-1282 - Hailong Yao, Qin Wang, Yiren Shen, Tsung-Yi Ho, Yici Cai:
Integrated Functional and Washing Routing Optimization for Cross-Contamination Removal in Digital Microfluidic Biochips. 1283-1296 - Rui Jia, Hai-Gang Yang, Colin Yu Lin, Rui Chen, Xin-Gang Wang, Zhenhong Guo:
A Computationally Efficient Reconfigurable FIR Filter Architecture Based on Coefficient Occurrence Probability. 1297-1308 - Marko Magerl, Vladimir Ceperic, Adrijan Baric:
Echo State Networks for Black-Box Modeling of Integrated Circuits. 1309-1317 - Ermao Cai, Da-Cheng Juan, Siddharth Garg, Jinpyo Park, Diana Marculescu:
Learning-Based Power/Performance Optimization for Many-Core Systems With Extended-Range Voltage/Frequency Scaling. 1318-1331 - Jin-Tai Yan:
Efficient Layer Assignment of Bus-Oriented Nets in High-Speed PCB Designs. 1332-1344 - Yu-Hsuan Su, Yu-Chen Huang, Liang-Chun Tsai, Yao-Wen Chang, Shayak Banerjee:
Fast Lithographic Mask Optimization Considering Process Variation. 1345-1357 - Anup Das, Geoff V. Merrett, Mirco Tribastone, Bashir M. Al-Hashimi:
Workload Change Point Detection for Runtime Thermal Management of Embedded Systems. 1358-1371 - Yubiao Pan, Yongkun Li, Yinlong Xu, Biaobiao Shen:
DCS: Diagonal Coding Scheme for Enhancing the Endurance of SSD-Based RAID Arrays. 1372-1385 - Álvaro Gómez-Pau, Luz Balado, Joan Figueras:
Efficient Production Binning Using Octree Tessellation in the Alternate Measurements Space. 1386-1395
Volume 35, Number 9, September 2016
- Florin Burcea, Husni M. Habal, Helmut E. Graeb:
A New Chessboard Placement and Sizing Method for Capacitors in a Charge-Scaling DAC by Worst-Case Analysis of Nonlinearity. 1397-1410