default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDVincenzo Catania
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[c108]Davide Patti, Salvatore Monteleone, Enrico Russo, Maurizio Palesi, Vincenzo Catania:
A Novel Timechain-Level Approach to the Modeling of the Bitcoin Lightning Network. Blockchain 2024: 11-18- [c107]Francesco Giulio Blanco
, Enrico Russo, Maurizio Palesi, Davide Patti, Giuseppe Ascia, Vincenzo Catania:
A Deep Reinforcement Learning based Online Scheduling Policy for Deep Neural Network Multi-Tenant Multi-Accelerator Systems. DAC 2024: 236:1-236:6 - [c106]Davide Patti, Salvatore Monteleone, Enrico Russo, Maurizio Palesi, Vincenzo Catania:
Abstracting Bitcoin Lightning Network Complexity with Ultraviolet. ICBC 2024: 528-530 - [c105]Enrico Russo, Francesco Giulio Blanco, Maurizio Palesi, Giuseppe Ascia, Davide Patti, Vincenzo Catania:
Towards Fair and Firm Real-Time Scheduling in DNN Multi-Tenant Multi-Accelerator Systems via Reinforcement Learning. ISCAS 2024: 1-5 - [i3]Enrico Russo, Francesco Giulio Blanco, Maurizio Palesi, Giuseppe Ascia, Davide Patti, Vincenzo Catania:
Towards Fair and Firm Real-Time Scheduling in DNN Multi-Tenant Multi-Accelerator Systems via Reinforcement Learning. CoRR abs/2403.00766 (2024) - [i2]Francesco Giulio Blanco, Enrico Russo, Maurizio Palesi, Davide Patti, Giuseppe Ascia, Vincenzo Catania:
Deep Reinforcement Learning based Online Scheduling Policy for Deep Neural Network Multi-Tenant Multi-Accelerator Systems. CoRR abs/2404.08950 (2024) - [i1]Enrico Russo, Maurizio Palesi, Davide Patti, Giuseppe Ascia, Vincenzo Catania:
Attention-Based Deep Reinforcement Learning for Qubit Allocation in Modular Quantum Architectures. CoRR abs/2406.11452 (2024) - 2023
- [j62]Enrico Russo, Maurizio Palesi, Davide Patti, Salvatore Monteleone, Giuseppe Ascia, Vincenzo Catania:
Multiobjective End-to-End Design Space Exploration of Parameterized DNN Accelerators. IEEE Internet Things J. 10(2): 1800-1812 (2023) - [c104]Enrico Russo, Maurizio Palesi, Giuseppe Ascia, Davide Patti, Salvatore Monteleone, Vincenzo Catania:
Memory-Aware DNN Algorithm-Hardware Mapping via Integer Linear Programming. CF 2023: 134-143 - [c103]Hamaad Rafique, Davide Patti, Maurizio Palesi, Vincenzo Catania:
m-BMC: Exploration of Magnetic Field Measurements for Indoor Positioning Using mini-Batch Magnetometer Calibration. MOST 2023: 55-61 - 2022
- [j61]Enrico Russo, Maurizio Palesi, Salvatore Monteleone, Davide Patti, Andrea Mineo, Giuseppe Ascia, Vincenzo Catania:
DNN Model Compression for IoT Domain-Specific Hardware Accelerators. IEEE Internet Things J. 9(9): 6650-6662 (2022) - [c102]Enrico Russo, Maurizio Palesi, Salvatore Monteleone, Davide Patti, Giuseppe Ascia, Vincenzo Catania:
MEDEA: A Multi-objective Evolutionary Approach to DNN Hardware Mapping. DATE 2022: 226-231 - [c101]Enrico Russo, Maurizio Palesi, Davide Patti, Habiba Lahdhiri, Salvatore Monteleone, Giuseppe Ascia, Vincenzo Catania:
Combined Application of Approximate Computing Techniques in DNN Hardware Accelerators. IPDPS Workshops 2022: 16-23 - [c100]Enrico Russo, Maurizio Palesi, Salvatore Monteleone, Davide Patti, Habiba Lahdhiri, Giuseppe Ascia, Vincenzo Catania:
Exploiting the Approximate Computing Paradigm with DNN Hardware Accelerators. MECO 2022: 1-4 - 2021
- [j60]Bruno Andò, Luciano Cantelli, Vincenzo Catania, Ruben Crispino, Dario Calogero Guastella, Salvatore Monteleone, Giovanni Muscato:
An Introduction to Patterns for the Internet of Robotic Things in the Ambient Assisted Living Scenario. Robotics 10(2): 56 (2021) - [c99]Enrico Russo, Maurizio Palesi, Salvatore Monteleone, Davide Patti, Giuseppe Ascia, Vincenzo Catania:
LAMBDA: An Open Framework for Deep Neural Network Accelerators Simulation. PerCom Workshops 2021: 161-166 - 2020
- [j59]Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
Impact of Users' Beliefs in Text-Based Linguistic Interaction. IEEE Access 8: 46861-46867 (2020) - [j58]Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti, John Jose, Valerio Mario Salerno:
Exploiting Data Resilience in Wireless Network-on-chip Architectures. ACM J. Emerg. Technol. Comput. Syst. 16(2): 21:1-21:27 (2020) - [c98]Andrea Mineo, Maurizio Palesi, Davide Patti, Vincenzo Catania:
Cloud-Based Energy Efficient Scheme for Sigfox Monarch as Asset Tracking Service. COINS 2020: 1-6 - [c97]Habiba Lahdhiri, Maurizio Palesi, Salvatore Monteleone, Davide Patti, Giuseppe Ascia, Jordane Lorandel, Emmanuelle Bourdel, Vincenzo Catania:
DNNZip: Selective Layers Compression Technique in Deep Neural Network Accelerators. DSD 2020: 526-533 - [c96]Giuseppe Ascia, Vincenzo Catania, John Jose, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
Improving Inference Latency and Energy of Network-on-Chip based Convolutional Neural Networks through Weights Compression. IPDPS Workshops 2020: 54-63 - [c95]Giuseppe Ascia, Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
Improving Inference Latency and Energy of DNNs through Wireless Enabled Multi-Chip-Module-based Architectures and Model Parameters Compression. NOCS 2020: 1-6
2010 – 2019
- 2019
- [j57]Vincenzo Catania, Gaetano Carmelo La Delfa, Salvatore Monteleone, Davide Patti, Daniela Ventura, Giuseppe La Torre:
GOOSE: goal oriented orchestration for smart environments. Int. J. Ad Hoc Ubiquitous Comput. 32(3): 159-170 (2019) - [c94]Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti, John Jose:
Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge Devices. IoTSMS 2019: 227-234 - [c93]Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti, John Jose:
Analyzing networks-on-chip based deep neural networks. NOCS 2019: 23:1-23:2 - 2018
- [j56]Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
Improving Energy Efficiency in Wireless Network-on-Chip Architectures. ACM J. Emerg. Technol. Comput. Syst. 14(1): 9:1-9:24 (2018) - [c92]Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti, John Jose:
Approximate Wireless Networks-on-Chip. DCIS 2018: 1-6 - [c91]Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti, John Jose:
Improving energy consumption of NoC based architectures through approximate communication. MECO 2018: 1-4 - [c90]Salvatore Michele Biondi, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
smARTworks: A Multi-sided Context-aware Platform for the Smart Museum. PECCS 2018: 241-247 - [c89]Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
Packetization of Shared-Memory Traces for Message Passing Oriented NoC Simulation. ISC 2018: 311-325 - 2017
- [j55]Vincenzo Catania, Giuseppe La Torre, Salvatore Monteleone, Daniela Panno, Davide Patti:
User-Generated Services Composition in Smart Multi-User Environments. J. Sens. Actuator Networks 6(3): 20 (2017) - [c88]Salvatore Michele Biondi, Vincenzo Catania, Salvatore Monteleone, Carmelo Polito:
Bus as a sensor: A mobile sensor nodes network for the air quality monitoring. WiMob 2017: 272-277 - 2016
- [j54]Daniela Ventura, Aitor Gómez-Goiri, Vincenzo Catania, Diego López-de-Ipiña, J. A. M. Naranjo, Leocadio G. Casado:
Security analysis and resource requirements of group-oriented user access control for hardware-constrained wireless network services. Log. J. IGPL 24(1): 80-91 (2016) - [j53]Gaetano Carmelo La Delfa, Salvatore Monteleone, Vincenzo Catania, Juan F. De Paz, Javier Bajo:
Performance analysis of visualmarkers for indoor navigation systems. Frontiers Inf. Technol. Electron. Eng. 17(8): 730-740 (2016) - [j52]Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania:
Exploiting antenna directivity in wireless NoC architectures. Microprocess. Microsystems 43: 59-66 (2016) - [j51]Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Partha Pratim Pande, Vincenzo Catania:
On-Chip Communication Energy Reduction Through Reliability Aware Adaptive Voltage Swing Scaling. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(11): 1769-1782 (2016) - [j50]Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
Cycle-Accurate Network on Chip Simulation with Noxim. ACM Trans. Model. Comput. Simul. 27(1): 4 (2016) - [j49]Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania:
Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures. IEEE Trans. Very Large Scale Integr. Syst. 24(4): 1535-1545 (2016) - [c87]Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
Improving the energy efficiency of wireless Network on Chip architectures through online selective buffers and receivers shutdown. CCNC 2016: 668-673 - [c86]Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
Energy efficient transceiver in wireless Network on Chip architectures. DATE 2016: 1321-1326 - [c85]Salvatore Michele Biondi, Salvatore Monteleone, Giuseppe La Torre, Vincenzo Catania:
A Context-Aware Smart Parking System. SITIS 2016: 450-454 - [c84]Giuseppe La Torre, Salvatore Monteleone, Marco Cavallo, Valeria D'Amico, Vincenzo Catania:
A Context-Aware Solution to Improve Web Service Discovery and User-Service Interaction. UIC/ATC/ScalCom/CBDCom/IoP/SmartWorld 2016: 180-187 - [c83]Giuseppe Ascia, Vincenzo Catania, Raffaele Di Natale, Andrea Fornaia, Misael Mongiovì, Salvatore Monteleone, Giuseppe Pappalardo, Emiliano Tramontana:
Making Android Apps Data-Leak-Safe by Data Flow Analysis and Code Injection. WETICE 2016: 205-210 - 2015
- [j48]Maurizio Palesi, Davide Patti, Giuseppe Ascia, Daniela Panno, Vincenzo Catania:
Coupling Routing Algorithm and Data Encoding for Low Power Networks on Chip. J. Comput. Sci. 11(3): 552-566 (2015) - [j47]Vincenzo Catania, Andrea Araldo, Davide Patti:
Parameter Space Representation of Pareto Front to Explore Hardware-Software Dependencies. ACM Trans. Embed. Comput. Syst. 14(4): 77:1-77:25 (2015) - [c82]Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti:
Noxim: An open, extensible and cycle-accurate network on chip simulator. ASAP 2015: 162-163 - [c81]Daniela Ventura, Salvatore Monteleone, Giuseppe La Torre, Gaetano Carmelo La Delfa, Vincenzo Catania:
Smart EDIFICE - Smart EveryDay interoperating future devICEs. CTS 2015: 19-26 - [c80]Andrea Mineo, Mohd Shahrizal Rusli, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania, Muhammad N. Marsono:
A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures. DATE 2015: 513-518 - [c79]Giuseppe Monteleone, Raffaele Di Natale, Piero Conca, Salvatore Michele Biondi, Antonio Rosario Intilisano, Vincenzo Catania, Daniela Panno:
A Decision Support System for Hotel Facilities Inventory Management. DEXA (1) 2015: 460-470 - [c78]Gaetano Carmelo La Delfa, Vincenzo Catania, Salvatore Monteleone, Juan Francisco de Paz, Javier Bajo:
Computer Vision Based Indoor Navigation: A Visual Markers Evaluation. ISAmI 2015: 165-173 - [c77]Vincenzo Catania, Giuseppe La Torre, Salvatore Monteleone, Daniela Panno, Davide Patti:
User-Generated services: Policy Management and access control in a cross-domain environment. IWCMC 2015: 668-673 - [c76]Daniela Ventura, Ruben Verborgh, Vincenzo Catania, Erik Mannens:
Autonomous Composition and Execution of REST APIs for Smart Sensors. SSN-TC/OrdRing@ISWC 2015: 13-24 - 2014
- [j46]Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Davide Patti:
Distributed topology discovery in self-assembled nano network-on-chip. Comput. Electr. Eng. 40(8): 292-306 (2014) - [c75]Davide Patti, Maurizio Palesi, Vincenzo Catania:
Merging Compilation and Microarchitectural Configuration Spaces for Performance/Power Optimization in VLIW-Based Systems. CSOC 2014: 203-212 - [c74]Davide Patti, Andrea Mineo, Salvatore Monteleone, Vincenzo Catania:
Topology Discovery in Deadlock Free Self-assembled DNA Networks. CSOC 2014: 301-311 - [c73]Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania:
An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs. DATE 2014: 1-6 - [c72]Vincenzo Catania, Daniela Ventura:
An approch for monitoring and smart planning of urban solid waste management using smart-M3 platform. FRUCT 2014: 24-31 - [c71]Vincenzo Catania, Davide Patti, Mariagrazia Sciacca:
Introducing Consciousnet : Internet Content as an Environment for Human-Machine Interaction. HCI (2) 2014: 382-393 - [c70]Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Davide Patti:
A Low-resource and Scalable Strategy for Segment Partitioning of Many-core Nano Networks. MES 2014: 17-24 - [c69]Mohd Shahrizal Rusli, Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania, Muhammad N. Marsono:
A Closed Loop Control based Power Manager for WiNoC Architectures. MES 2014: 60-63 - [c68]Daniela Ventura, Diego Casado Mansilla, Juan Lopez-de-Armentia, Pablo Garaizar, Diego López-de-Ipiña, Vincenzo Catania:
ARIIMA: A Real IoT Implementation of a Machine-Learning Architecture for Reducing Energy Consumption. UCAmI 2014: 444-451 - 2013
- [c67]Giuseppe Ascia, Maurizio Palesi, Vincenzo Catania:
An Adaptive Output Selection Function Based on a Fuzzy Rule Base System for Network on Chip. DSD 2013: 505-512 - [c66]Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania:
Runtime Online Links Voltage Scaling for Low Energy Networks on Chip. DSD 2013: 941-944 - [c65]Andrea Mineo, Marina Masi, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania:
Low Energy Mapping Techniques under Reliability and Bandwidth Constraints. HPCC/EUC 2013: 2088-2095 - [c64]Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Davide Patti:
A first effort for a distributed segment-based approach on self-assembled nano networks. NoCArc@MICRO 2013: 59-64 - [c63]Valerio Arena, Vincenzo Catania, Giuseppe La Torre, Salvatore Monteleone, Fabio Ricciato:
SecureDroid: An Android security framework extension for context-aware policy enforcement. PRISMS 2013: 1-8 - [c62]Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania:
NoC links energy reduction through link voltage scaling. ICSAMOS 2013: 113-120 - 2012
- [j45]Maurizio Palesi, Rafael Tornero, Juan Manuel Orduña, Vincenzo Catania, Daniela Panno:
Designing Robust Routing Algorithms and Mapping Cores in Networks-on-Chip: A Multi-objective Evolutionary-based Approach. J. Univers. Comput. Sci. 18(7): 937-969 (2012) - [j44]Davide Patti, Andrea Spadaccini, Maurizio Palesi, Fabrizio Fazzino, Vincenzo Catania:
Supporting Undergraduate Computer Architecture Students Using a Visual MIPS64 CPU Simulator. IEEE Trans. Educ. 55(3): 406-411 (2012) - [c61]Vincenzo Catania, Giuseppe La Torre, Salvatore Monteleone, Davide Patti, Stefano Vercelli, Fabio Ricciato:
A Novel Approach to Web of Things: M2M and Enhanced Javascript Technologies. GreenCom 2012: 726-730 - [c60]Alessandro G. Di Nuovo, Giuseppe Ascia, Vincenzo Catania:
A Study on Evolutionary Multi-Objective Optimization with Fuzzy Approximation for Computational Expensive Problems. PPSN (2) 2012: 102-111 - 2011
- [j43]Giuseppe Ascia, Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti:
Performance evaluation of efficient multi-objective evolutionary algorithms for design space exploration of embedded computer systems. Appl. Soft Comput. 11(1): 382-398 (2011) - [j42]Maurizio Palesi, Giuseppe Ascia, Fabrizio Fazzino, Vincenzo Catania:
Data Encoding Schemes in Networks on Chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(5): 774-786 (2011) - [p1]Maurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania:
Application-Specific Routing Algorithms for Low Power Network on Chip Design. Low Power Networks-on-Chip 2011: 113-150 - 2010
- [j41]Maurizio Palesi, Shashi Kumar, Vincenzo Catania:
Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(3): 426-440 (2010) - [c59]Maurizio Palesi, Rickard Holsmark, Xiaohang Wang, Shashi Kumar, Mei Yang, Yingtao Jiang, Vincenzo Catania:
An Efficient Technique for In-order Packet Delivery with Adaptive Routing Algorithms in Networks on Chip. DSD 2010: 37-44
2000 – 2009
- 2009
- [j40]Maurizio Palesi, Shashi Kumar, Vincenzo Catania:
Bandwidth-aware routing algorithms for networks-on-chip platforms. IET Comput. Digit. Tech. 3(5): 413-429 (2009) - [j39]Maurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania:
Application Specific Routing Algorithms for Networks on Chip. IEEE Trans. Parallel Distributed Syst. 20(3): 316-330 (2009) - [c58]Maurizio Palesi, Fabrizio Fazzino, Giuseppe Ascia, Vincenzo Catania:
Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip. DSD 2009: 119-126 - [c57]Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti, Gianmarco De Francisci Morales:
An Effective Methodology to Multi-objective Design of Application Domain-specific Embedded Architectures. DSD 2009: 643-650 - [c56]Alessandro G. Di Nuovo, Santo Di Nuovo, Serafino Buono, Vincenzo Catania:
Feedforward artificial neural network to estimate iq of mental retarded people from different psychometric instruments. IJCNN 2009: 690-696 - [c55]Alessandro G. Di Nuovo, Vincenzo Catania:
Linguistic Modifiers to Improve the Accuracy-Interpretability Trade-Off in Multi-Objective Genetic Design of Fuzzy Rule Based Classifier Systems. ISDA 2009: 128-133 - 2008
- [j38]Alessandro G. Di Nuovo, Vincenzo Catania, Santo Di Nuovo, Serafino Buono:
Psychology with soft computing: An integrated approach and its applications. Appl. Soft Comput. 8(1): 829-837 (2008) - [j37]Vincenzo Catania, Maurizio Palesi, Davide Patti:
Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems. ACM Trans. Archit. Code Optim. 5(2): 11:1-11:33 (2008) - [j36]Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti:
Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip. IEEE Trans. Computers 57(6): 809-820 (2008) - [c54]Dario Frazzetta, Giuseppe Dimartino, Maurizio Palesi, Shashi Kumar, Vincenzo Catania:
Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links. DSD 2008: 18-25 - [c53]Vincenzo Catania, Gianmarco De Francisci Morales, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti:
High Performance Computing for Embedded System Design: A Case Study. DSD 2008: 656-659 - [c52]Alessandro G. Di Nuovo, Vincenzo Catania:
An evolutionary fuzzy c-means approach for clustering of bio-informatics databases. FUZZ-IEEE 2008: 2077-2082 - [c51]Maurizio Palesi, Giuseppe Longo, Salvatore Signorino, Rickard Holsmark, Shashi Kumar, Vincenzo Catania:
Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms. NOCS 2008: 97-106 - 2007
- [j35]Vincenzo Catania, Maurizio Palesi, Davide Patti:
Analysis and Tools for the Design of VLIW Embedded Systems in a Multi-Objective Scenario. J. Circuits Syst. Comput. 16(5): 819-846 (2007) - [j34]Giuseppe Ascia, Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti:
Efficient design space exploration for application specific systems-on-a-chip. J. Syst. Archit. 53(10): 733-750 (2007) - [c50]Alessandro G. Di Nuovo, Maurizio Palesi, Vincenzo Catania:
Multi-Objective Evolutionary Fuzzy Clustering for High-Dimensional Problems. FUZZ-IEEE 2007: 1-6 - [c49]Alessandro G. Di Nuovo, Vincenzo Catania:
On External Measures for Validation of Fuzzy Partitions. IFSA (1) 2007: 491-501 - [c48]Maurizio Palesi, Shashi Kumar, Rickard Holsmark, Vincenzo Catania:
Exploiting Communication Concurrency for Efficient Deadlock Free Routing in Reconfigurable NoC Platforms. IPDPS 2007: 1-8 - 2006
- [j33]Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi:
A Multi-objective Genetic Approach to Mapping Problem on Network-on-Chip. J. Univers. Comput. Sci. 12(4): 370-394 (2006) - [j32]Giuseppe Ascia, Vincenzo Catania, Daniela Panno:
An integrated fuzzy-GA approach for buffer management. IEEE Trans. Fuzzy Syst. 14(4): 528-541 (2006) - [c47]Giuseppe Ascia, Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti:
A Multiobjective Genetic Fuzzy Approach for Intelligent System-level Exploration in Parameterized VLIW Processor Design. IEEE Congress on Evolutionary Computation 2006: 1736-1743 - [c46]Maurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania:
A methodology for design of application specific deadlock-free routing algorithms for NoC systems. CODES+ISSS 2006: 142-147 - [c45]Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti, Giuseppe Ascia, Vincenzo Catania:
Fuzzy decision making in embedded system design. CODES+ISSS 2006: 223-228 - [c44]Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti:
Neighbors-on-Path: A New Selection Strategy for On-Chip Networks. ESTIMedia 2006: 79-84 - [c43]Alessandro G. Di Nuovo, Vincenzo Catania:
An Efficient Approach for the Design of Transparent Fuzzy Rule-Based Classifiers. FUZZ-IEEE 2006: 1381-1387 - [c42]Alessandro G. Di Nuovo, Vincenzo Catania, Santo Di Nuovo, Serafino Buono:
Evolving Fuzzy C-Means: An intelligent technique for efficient diagnosis of children mental retardation level from databases with missing values. IC-AI 2006: 290-296 - [c41]Giuseppe Ascia, Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti:
An Efficent Hierachical Fuzzy Approach for System Level System-on-a-Chip Design. ICSAMOS 2006: 115-122 - [c40]Alessandro G. Di Nuovo, Vincenzo Catania:
Genetic Tuning of Fuzzy Rule Deep Structures for Efficient Knowledge Extraction from Medical Data. SMC 2006: 5053-5058 - 2005
- [j31]Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi:
A multiobjective genetic approach for system-level exploration in parameterized systems-on-a-chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(4): 635-645 (2005) - [j30]Giuseppe Ascia, Vincenzo Catania, Daniela Panno:
An evolutionary management scheme in high-performance packet switches. IEEE/ACM Trans. Netw. 13(2): 262-275 (2005) - [c39]Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti:
Exploring Design Space of VLIW Architectures. ASAP 2005: 86-91 - [c38]Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti:
A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems. ASP-DAC 2005: 940-943 - [c37]