default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBaoyong Chi
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[j71]Ziyi Lin, Haikun Jia
, Ruichang Ma, Wei Deng, Zhihua Wang, Baoyong Chi:
A Low-Phase-Noise VCO With Common-Mode Resonance Expansion and Intrinsic Differential 2nd-Harmonic Output Based on a Single Three-Coil Transformer. IEEE J. Solid State Circuits 59(1): 253-267 (2024)- [j70]Fuyuan Zhao, Wei Deng, Haikun Jia, Wenjing Ye, Ruichen Wan, Zhihua Wang, Baoyong Chi:
A Band-Shifting Millimeter-Wave T/R Front-End Using Inductance-Mutation Transformer Technique for Multiband Phased-Array Transceivers. IEEE J. Solid State Circuits 59(5): 1323-1336 (2024) - [j69]Hongzhuo Liu, Wei Deng, Haikun Jia, Shiwei Zhang, Shiyan Sun, Zhihua Wang, Baoyong Chi:
A Multireference PLL: Theory and Implementation. IEEE J. Solid State Circuits 59(7): 1981-1994 (2024) - [j68]Qixiu Wu, Wei Deng, Yaqian Sun, Haikun Jia, Hongzhuo Liu, Shiwei Zhang, Zhihua Wang, Baoyong Chi:
An Enhanced Class-F Dual-Core VCO With Common-Mode-Noise Self-Cancellation and Isolation Technique. IEEE J. Solid State Circuits 59(8): 2441-2454 (2024) - [j67]Pingda Guan, Ruichang Ma, Haikun Jia, Wei Deng, Mingxing Deng, Jiamin Xue, Angxiao Yan, Shiyan Sun, Qiuyu Peng, Teerachot Siriburanon, Robert Bogdan Staszewski, Zhihua Wang, Baoyong Chi:
A Fully Integrated QPSK/16-QAM D-Band CMOS Transceiver With Mixed-Signal Baseband Circuitry Realizing Digital Interfaces. IEEE J. Solid State Circuits 59(10): 3123-3141 (2024) - [j66]Xiangrong Huang, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi:
A Compact E-Band Load-Modulation Balanced Power Amplifier in 65-nm CMOS. IEEE J. Solid State Circuits 59(10): 3172-3182 (2024) - [j65]Xiangrong Huang, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi, Ziqiang Wang:
28 GHz Compact LNAs With 1.9 dB Minimum NF Using Folded Three-Coil Transformer and Dual-Feedforward Techniques for Phased Array Systems. IEEE Trans. Circuits Syst. I Regul. Pap. 71(8): 3573-3583 (2024) - [j64]Yaqian Sun, Wei Deng, Haikun Jia, Zhihua Wang, Baoyong Chi:
Correction to "A 4.4-GHz 193.2-dB FoM 8-Shaped-Inductor-Based LC-VCO Using Orthogonal-Coupled Triple-Coil Transformer". IEEE Trans. Circuits Syst. II Express Briefs 71(5): 2904 (2024) - [j63]Ting Huang, Xiangyu Meng, Gaoyuan Zhao, Baoyong Chi:
A 3.3-V Ku-Band Front-End Module With 2.6-dB NF and 18.9-dBm OP1dB in 65-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 71(10): 4481-4485 (2024) - [c100]Huanyu Ge, Haikun Jia, Wei Deng, Ruichang Ma, Baoyong Chi:
A 194.9dBc/Hz FoM and 6.8-to-11.6GHz Quad-Core Dual-Mode Class-F VCO Featuring Wideband Flicker Noise Suppression. CICC 2024: 1-2 - [c99]Hongzhuo Liu, Wei Deng, Haikun Jia, Baoyong Chi:
An 11.1-to-14.9GHz Digital-Integral Hybrid-Proportional Fractional-N PLL with an LC DTC Achieving 0.52μs Locking Time and 41.3f5 Jitter. CICC 2024: 1-2 - [c98]Junlong Gong, Wei Deng, Fuyuan Zhao, Haikun Jia, Wenjing Ye, Ruichen Wan, Baoyong Chi:
A 24.3-to-44.8 GHz Reconfigurable Dual-Band T/R Front-End with An Implicit Switch-based Antenna Interface Supporting 600MSym/s 64QAM. ISCAS 2024: 1-5 - [c97]Huanyu Ge, Haikun Jia, Wei Deng, Ruichang Ma, Zhihua Wang, Baoyong Chi:
19.5 A 13.7-to-41.5GHz 214.1dBc/Hz FoMT Quad-Core Quad-Mode VCO Using an Oscillation-Mode-Splitting Technique. ISSCC 2024: 356-358 - [c96]Yunsong Tao, Mingyang Gu, Baoyong Chi, Yi Zhong, Lu Jie, Nan Sun:
22.4 A 4.8GS/s 7-ENoB Time-Interleaved SAR ADC with Dither-Based Background Timing-Skew Calibration and Bit-Distribution-Based Background Ping-Pong Comparator Offset Calibration. ISSCC 2024: 394-396 - [c95]Ruichen Wan, Wei Deng, Qixiu Wu, Haikun Jia, W. Rui, Angxiao Yan, Haowen Cai, Sanming Hu, Zhihua Wang, Baoyong Chi:
A 132-to-163 GHz 4TX/4RX Distributed MIMO FMCW Radar Transceiver with Real-Time Reference-Clock Synchronization Enabling Cooperative Coherent Multistatic Imaging System. VLSI Technology and Circuits 2024: 1-2 - 2023
- [j62]Haikun Jia, Pingda Guan, Wei Deng, Zhihua Wang, Baoyong Chi:
A Low-Phase-Noise Quad-Core Millimeter-Wave Fundamental VCO Using Circular Triple-Coupled Transformer in 65-nm CMOS. IEEE J. Solid State Circuits 58(2): 371-385 (2023) - [j61]Wei Deng, Zipeng Chen, Haikun Jia, Pingda Guan, Taikun Ma, Angxiao Yan, Shiyan Sun, Xiangrong Huang, Guopei Chen, Ruichang Ma, Shengnan Dong, Luqiang Duan, Zhihua Wang, Baoyong Chi:
A D-Band Joint Radar-Communication CMOS Transceiver. IEEE J. Solid State Circuits 58(2): 411-427 (2023) - [j60]Yaqian Sun, Wei Deng, Haikun Jia, Yejun He, Zhihua Wang, Baoyong Chi:
A Compact and Low Phase Noise Square-Geometry Quad-Core Class-F VCO Using Parallel Inductor-Sharing Technique. IEEE J. Solid State Circuits 58(10): 2861-2873 (2023) - [j59]Xiangrong Huang, Haikun Jia, Shengnan Dong, Wei Deng, Zhihua Wang, Baoyong Chi:
A 24-30-GHz Four-Element Phased Array Transceiver With Low Insertion Loss Compact T/R Switch and Bidirectional Phase Shifter for 5G Communication. IEEE Trans. Very Large Scale Integr. Syst. 31(11): 1839-1851 (2023) - [c94]Pingda Guan, Haikun Jia, Wei Deng, Ruichang Ma, Mingxing Deng, Jiamin Xue, Angxiao Yan, Shiyan Sun, Zhihua Wang, Baoyong Chi:
A Fully Integrated Bit-to-Bit 24/48Gb/s QPSK/16-QAM D-Band Transceiver with Mixed-Signal Baseband in 28nm CMOS Technology. A-SSCC 2023: 1-3 - [c93]Xiangrong Huang, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi:
A Compact E-Band Load-Modulation Balanced Power Amplifier Using Coupled Transmission-Line Output Network Achieving 22.1-dBm Psat and 34.9%/12.2% Efficiency at Psat/6-dB PBO. A-SSCC 2023: 1-3 - [c92]Xiangrong Huang, Haikun Jia, Wei Deng, Chuanming Zhu, Zhihua Wang, Xuzhi Liu, Zhiming Chen, Baoyong Chi:
A 4-Element 4-Beam Ka-Band Phased-Array Receiver Using Mesh Topology in 65 nm CMOS. A-SSCC 2023: 1-3 - [c91]Dongze Li, Wei Deng, Xintao Li, Ruiheng Qiu, Haikun Jia, Xiangrong Huang, Ziyuan Guo, Baoyong Chi:
A 27-to-31.6 GHz 8-Element Phased-Array Transmitter Front-End with Inter-Element-Interference Cancellation Scheme in 65 nm CMOS. A-SSCC 2023: 1-3 - [c90]Ziyi Lin, Haikun Jia, Chuanming Zhu, Wei Deng, Huabing Liao, Bao Shi, Lujie Hao, Xiangrong Huang, Baoyong Chi:
A 26.9-GHz 4-Element Code-Domain Hybrid Beamforming Phased-Array Receiver. A-SSCC 2023: 1-3 - [c89]Ruichang Ma, Haikun Jia, Hongzhuo Liu, Wei Deng, Zhihua Wang, Baoyong Chi:
IEEE ASSCC 2023/ Session 10/ Paper 10.5. A-SSCC 2023: 1-3 - [c88]Angxiao Yan, Wei Deng, Haikun Jia, Shiwei Zhang, Baoyong Chi:
A Transient Enhancement Digital LDO with Adaptive Ripple Cancelation Based on Optimal Compensation Period Approximation. A-SSCC 2023: 1-3 - [c87]Pingda Guan, Haikun Jia, Wei Deng, Ruichang Ma, Huabing Liao, Zhihua Wang, Baoyong Chi:
A 25.0-to-35.9GHz Dual-Layer Quad-Core Dual-Mode VCO with 189.1dBc/Hz FoM and 200.2dBc/Hz FoMT at 1MHz Offset in 65nm CMOS. CICC 2023: 1-2 - [c86]Shiwei Zhang, Wei Deng, Haikun Jia, Hongzhuo Liu, Shiyan Sun, Pingda Guan, Baoyong Chi:
A 100 MHz-Reference, 10.3-to-11.1 GHz Quadrature PLL with 33.7-fsrms Jitter and -83.9 dBc Reference Spur Level using a -130.8 dBc/Hz Phase Noise at 1MHz offset Folded Series-Resonance VCO in 65nm CMOS. CICC 2023: 1-2 - [c85]Bufan Zhu, Wei Deng, Ziying Huang, Haikun Jia, Haiyang Jia, Angxiao Yan, Yumeng Yang, Junfeng Liu, Yu Fu, Shiyan Sun, Chao Tang, Taikun Ma, Jiajie Tang, Baoyong Chi:
Transceiver SoC for Wireless Indoor Sensing Data-fusion. CICC 2023: 1-2 - [c84]Hongzhuo Liu, Wei Deng, Haikun Jia, Shiwei Zhang, Shiyan Sun, Baoyong Chi:
A 4.8-GHz Time-Interleaved Multi-Reference PLL with 16.1-fs Jitter. ESSCIRC 2023: 261-264 - [c83]Dongze Li, Wei Deng, Haikun Jia, Ruiheng Qiu, Xintao Li, Ziyuan Guo, Baoyong Chi:
A 37-to-41.8 GHz Double-Gm-Boosting LNA with 2.9-dB NFmin Using Quadruple-Coupling Transformer for Phased-Array Transceivers. ESSCIRC 2023: 385-388 - [c82]Shijie Li, Ruichang Ma, Mingxing Deng, Jiamin Xue, Wei Deng, Baoyong Chi, Haikun Jia:
INVITED PAPER: A 312.5Mbps-32Gbps JESD204C Wireline Transceiver Back-Compatible with JESD204B in 28nm CMOS. ICTA 2023: 21-24 - [c81]Ziying Huang, Wei Deng, Haikun Jia, Bufan Zhu, Angxiao Yan, Baoyong Chi:
A 6.5-to-8GHz IEEE 802.15.4z-compliant All-Digital UWB Transmitter with Integrated Fast-Settling Master-Slave Regulator. ISCAS 2023: 1-4 - [c80]Qixiu Wu, Wei Deng, Haikun Jia, Hongzhuo Liu, Shiwei Zhang, Zhihua Wang, Baoyong Chi:
An 11.5-to-14.3GHz 192.8dBc/Hz FoM at 1MHz Offset Dual-Core Enhanced Class-F VCO with Common-Mode-Noise Self-Cancellation and Isolation Technique. ISSCC 2023: 146-147 - [c79]Yumeng Yang, Wei Deng, Angxiao Yan, Haikun Jia, Junlong Gong, Zhihua Wang, Baoyong Chi:
A 10-to-300MHz Fractional Output Divider with -80dBc Worst-Case Fractional Spurs Using Auxiliary-PLL-Based Background 0th/1st/2nd-Order DTC INL Calibration. ISSCC 2023: 228-229 - [c78]Angxiao Yan, Wei Deng, Haikun Jia, Shiyan Sun, Chao Tang, Bufan Zhu, Yu Fu, Hongzhuo Liu, Baoyong Chi:
An 11.4-to-16.4GHz FMCW Digital PLL with Cycle-slipping Compensation and Back-tracking DPD Achieving 0.034% RMS Frequency Error under 3.4-GHz Chirp Bandwidth and 960-MHz/μs Chirp Slope. VLSI Technology and Circuits 2023: 1-2 - 2022
- [j58]Shiyan Sun, An'an Li, Yingtao Ding, Zipeng Chen, Wei Wang, Sijia Jiang, Zhiming Chen, Baoyong Chi:
A Ka-band calibratable phased-array front-end chip with high element-consistency. Sci. China Inf. Sci. 65(12) (2022) - [j57]Wei Deng, Zipeng Chen, Haikun Jia, Angxiao Yan, Shiyan Sun, Guopei Chen, Zhihua Wang, Baoyong Chi:
A Self-Adapted Two-Point Modulation Type-II Digital PLL for Fast Chirp Rate and Wide Chirp-Bandwidth FMCW Signal Generation. IEEE J. Solid State Circuits 57(4): 1162-1174 (2022) - [j56]Yaqian Sun, Wei Deng, Haikun Jia, Zhihua Wang, Baoyong Chi:
A 4.4-GHz 193.2-dB FoM 8-Shaped-Inductor Based LC-VCO Using Orthogonal-Coupled Triple-Coil Transformer. IEEE Trans. Circuits Syst. II Express Briefs 69(10): 4028-4032 (2022) - [c77]Taikun Ma, Wei Deng, Haikun Jia, Yejun He, Baoyong Chi:
A 76-81 GHz FMCW 2TX/3RX Radar Transceiver with Integrated Mixed-Mode PLL and Series-Fed Patch Antenna Array. ASP-DAC 2022: 3-4 - [c76]Ruichang Ma, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi:
A 12.5-to-15.4GHz, -118.9dBc/Hz PN at 1MHz offset, and 191.0dBc/Hz FoM VCO with Common-Mode Resonance Expansion and Simultaneous Differential 2ND-Harmonic Output using a Single Three-Coil Transformer in 65nm CMOS. CICC 2022: 1-2 - [c75]Hongzhuo Liu, Wei Deng, Haikun Jia, Shiyan Sun, Qixiu Wu, Jiajie Tang, Zhihua Wang, Baoyong Chi:
A 4.7GHz Synchronized-Multi-Reference PLL with In-Band Phase Noise Lower than Reference Phase Noise +20logNdiv. ESSCIRC 2022: 233-236 - [c74]Huabing Liao, Haikun Jia, Xiangrong Huang, Bao Shi, Wei Deng, Baoyong Chi, Zhihua Wang:
A 22.8 GHz to 32.8 GHz Compact Power Amplifier with a 15 dBm Output P1dB and 36.5% Peak PAE in 65-nm CMOS. ICTA 2022: 84-85 - [c73]Qixiu Wu, Wei Deng, Haikun Jia, Rui Wu, Fuyuan Zhao, Baoyong Chi:
A Highly Linearized Ka-band Heterodyne Receiver using a Folded Class-AB Inductive Peaking Mixer and Magnetic-Self-Cancellation-Transformer-Based IF Amplifiers. ISCAS 2022: 3351-3354 - [c72]Haikun Jia, Ruichang Ma, Wei Deng, Zhihua Wang, Baoyong Chi:
A 53.6-to-60.2GHz Many-Core Fundamental Oscillator With Scalable Mesh Topology Achieving -136.0dBc/Hz Phase Noise at 10MHz Offset and 190.3dBc/Hz Peak FoM in 65nm CMOS. ISSCC 2022: 154-156 - 2021
- [j55]Taikun Ma, Zipeng Chen, Jianxi Wu, Wei Zheng, Shufu Wang, Nan Qi, Min Lin, Baoyong Chi:
A 77 GHz FMCW MIMO radar system based on 65nm CMOS cascadable 2T3R transceiver. Sci. China Inf. Sci. 64(1) (2021) - [c71]Wei Deng, Zheng Song, Ruichang Ma, Haikun Jia, Baoyong Chi:
A Highly Integrated Energy-efficient CMOS Millimeter-wave Transceiver with Direct-modulation Digital Transmitter, Quadrature Phased-coupled Frequency Synthesizer and Substrate-Integrated Waveguide E-shaped Patch Antenna. ASP-DAC 2021: 95-96 - [c70]Pingda Guan, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi:
A 33.5-37.5 GHz 4-Element Phased-Array Transceiver Front-End with High-Accuracy Low-Variation 6-bit Resolution 360° Phase Shift and 0~31.5 dB Gain Control in 65 nm CMOS. A-SSCC 2021: 1-3 - [c69]Xiangrong Huang, Haikun Jia, Shengnan Dong, Wei Deng, Zhihua Wang, Baoyong Chi:
A 24-30GHz 4-Element Phased Array Transceiver with Low Insertion Loss Compact T/R Switch and Bidirectional Phase Shifter in 65 nm CMOS Technology. A-SSCC 2021: 1-3 - [c68]Wei Deng, Haikun Jia, Rui Wu, Shiyan Sun, Chenggang Li, Zhihua Wang, Baoyong Chi:
An 8.2-to-21.5 GHz Dual-Core Quad-Mode Orthogonal-Coupled VCO with Concurrently Dual-Output using Parallel 8-Shaped Resonator. CICC 2021: 1-2 - [c67]Pingda Guan, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi:
An Ultra-Compact 16-to-45 GHz Power Amplifier within A Single Inductor Footprint Using Folded Transformer Technique. CICC 2021: 1-2 - [c66]Xiangrong Huang, Wei Deng, Haikun Jia, Yuhui Wei, Zhihua Wang, Baoyong Chi:
A C-band FMCW Radar Transmitter with a 22 dBm Output Power Series-stacking CMCD PA for Long-distance Detection in 180-nm CMOS Technology. ICTA 2021: 191-192 - [c65]Ziyue Dang, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi:
Optimization methods for high inductance-density inductors for high speed integrated circuits. ICTA 2021: 243-244 - [c64]Haikun Jia, Wei Deng, Pingda Guan, Zhihua Wang, Baoyong Chi:
A 60GHz 186.5dBc/Hz FoM Quad-Core Fundamental VCO Using Circular Triple-Coupled Transformer with No Mode Ambiguity in 65nm CMOS. ISSCC 2021: 298-300 - [c63]Wei Deng, Zipeng Chen, Haikun Jia, Shiyan Sun, Guopei Chen, Zhihua Wang, Baoyong Chi:
A 11.1-to-14.2 GHz Self-adapted Two-point Modulation Dual-path Type-II Digital PLL Concurrently Achieving 124.7-MHz/μs Chirp Rate and 2.27-GHz Bandwidth. VLSI Circuits 2021: 1-2 - [c62]Zipeng Chen, Wei Deng, Haikun Jia, Pingda Guan, Taikun Ma, Shiyan Sun, Xiangrong Huang, Guopei Chen, Ruichang Ma, Shengnan Dong, Luqiang Duan, Zhihua Wang, Baoyong Chi:
A 122-168GHz Radar/Communication Fusion-Mode Transceiver with 30GHz Chirp Bandwidth, 13dBm Psat, and 8.3dBm OP1dB in 28nm CMOS. VLSI Circuits 2021: 1-2 - 2020
- [j54]An'an Li, Min Lin, Baoyong Chi, Yingtao Ding, Zheng Song, Zipeng Chen, Shiyan Sun, Yutian Li, Yinghang Wu, Zhenwu Wang, Zhiming Chen:
A Fully Integrated K-Band Dual Down-Conversion Receiver for Radar Applications in 90 nm CMOS. IEEE Access 8: 19576-19589 (2020) - [j53]Taikun Ma, Wei Deng, Zipeng Chen, Jianxi Wu, Wei Zheng, Shufu Wang, Nan Qi, Yibo Liu, Baoyong Chi:
A CMOS 76-81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. IEEE J. Solid State Circuits 55(2): 233-248 (2020) - [j52]Wei Deng, Zheng Song, Ruichang Ma, Jianfu Lin, Yutian Li, Jialiang Ye, Shangcheng Kong, Sanming Hu, Haikun Jia, Baoyong Chi:
An Energy-Efficient 10-Gb/s CMOS Millimeter-Wave Transceiver With Direct-Modulation Digital Transmitter and I/Q Phase-Coupled Frequency Synthesizer. IEEE J. Solid State Circuits 55(8): 2027-2042 (2020) - [j51]Zipeng Chen, An'an Li, Haikun Jia, Baoyong Chi:
A 27-31 GHz 6-bit phase shifter with low phase error/gain variation in 65 nm CMOS. Microelectron. J. 104: 104906 (2020) - [j50]Jianxi Wu, Wei Deng, Zipeng Chen, Wei Zheng, Yibo Liu, Shufu Wang, Nan Qi, Baoyong Chi:
A 77-GHz Mixed-Mode FMCW Generator Based on a Vernier TDC With Dual Rising-Edge Fractional-Phase Detector. IEEE Trans. Circuits Syst. I Regul. Pap. 67-I(1): 60-73 (2020) - [j49]Xiangyu Meng, Milad Kalantari, Baoyong Chi, Wenhua Chen, Zhijian Chen, Xiaoling Lin, C. Patrick Yue:
A 28-GHz 16-Gb/s High Efficiency 16-QAM Transmitter in 65-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 67-I(6): 1835-1845 (2020) - [j48]Zipeng Chen, Wei Deng, Haikun Jia, Yibo Liu, Jianxi Wu, Pingda Guan, Jinyu Zhu, Luhong Mao, Zhihua Wang, Baoyong Chi:
A U-Band PLL Using Implicit Distributed Resonators for Sub-THz Wireless Transceivers in 40 nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 67-II(9): 1574-1578 (2020) - [j47]Wei Deng, Rui Wu, Zhijie Chen, Manlai Ding, Haikun Jia, Baoyong Chi:
A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. IEEE Trans. Very Large Scale Integr. Syst. 28(10): 2089-2098 (2020) - [c61]Jinyu Zhu, Shiyan Sun, Baoyong Chi, Guangnan Zou, Yanfeng Wang:
A Highly-Integrated Ka-Band Direct Up-Conversion Transmitter for Satellite Communication in 65nm CMOS. ICCT 2020: 617-621 - [c60]Shengnan Dong, Zipeng Chen, Haikun Jia, Wei Deng, Baoyong Chi:
A 44-52 GHz Reflection-type Phase Shifter with 1.4° Phase Resolution in 28nm CMOS Process. ICTA 2020: 15-16 - [c59]Chenggang Li, Rui Wu, Haikun Jia, Wei Deng, Baoyong Chi:
A 53.1-to-64.5 GHz In-Phase Coupled Quadrature Injection-Locked Oscillator with Transformer-Based I/Q-Phase Differential Injection Scheme. ICTA 2020: 29-30 - [c58]Wei Deng, Rui Wu, Zhijie Chen, Manlai Ding, Baoyong Chi:
A 35-GHz TX and RX CMOS Front-Ends for Ka-Band FMCW Phased-Array Radar Transceivers. ISCAS 2020: 1-4 - [c57]Yaqian Sun, Wei Deng, Baoyong Chi:
A FoM of -191 dB, 4.4-GHz LC-VCO Integrating an 8-Shaped Inductor with an Orthogonal-Coupled Tail-Filtering Inductor. ISCAS 2020: 1-4
2010 – 2019
- 2019
- [j46]Haikun Jia, Baoyong Chi:
International Solid-State Circuits Conference 2019 aims at "envisioning the future". Sci. China Inf. Sci. 62(6): 67401:1-67401:2 (2019) - [j45]Yibo Liu, Luhong Mao, Sheng Xie, Baoyong Chi:
A 190 GHz VCO with Transformer-Based Push-Push Frequency Doubler in 40 nm CMOS. Circuits Syst. Signal Process. 38(1): 425-441 (2019) - [j44]An'an Li, Yingtao Ding, Zhiming Chen, Baoyong Chi:
A 25-35 GHz 5-bit digital attenuator with low RMS amplitude error and low phase variation in 65 nm CMOS. IEICE Electron. Express 16(15): 20190394 (2019) - [j43]An'an Li, Yingtao Ding, Zhiming Chen, Baoyong Chi:
1.15 GHz image rejection filter with 45 dB image rejection ratio and 8.4 mW DC power in 90 nm CMOS. Microelectron. J. 84: 48-53 (2019) - [j42]Xiangyu Meng, Baoyong Chi, Yibo Liu, Taikun Ma, Zhihua Wang:
A Fully Integrated 150-GHz Transceiver Front-End in 65-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 66-II(4): 602-606 (2019) - [j41]Yibo Liu, Taikun Ma, Pingda Guan, Luhong Mao, Baoyong Chi:
A G-Band Wideband Bidirectional Transceiver Front-End in 40-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 66-II(5): 798-802 (2019) - [c56]An'an Li, Yingtao Ding, Zipeng Chen, Wei Wang, Sijia Jiang, Shiyan Sun, Zhiming Chen, Baoyong Chi:
A Fully Integrated 27.5-30.5 GHz 8-Element Phased-Array Transmit Front-end Module in 65 nm CMOS. A-SSCC 2019: 153-156 - [c55]Zhiyuan Chen, Guopei Chen, Zipeng Chen, Baoyong Chi, Guolin Li:
Transformer-Based Ultra-Wide Band 43 GHz VCO in 28 nm CMOS for FMCW Radar System. ISCAS 2019: 1-5 - [c54]Wei Wang, Baoyong Chi:
A Wideband High PSRR Capacitor-Less LDO with Adaptive DC Level Shift and Bulk-Driven Feed-Forward Techniques in 28nm CMOS. ISCAS 2019: 1-5 - 2018
- [j40]Jianfu Lin, Zheng Song, Nan Qi, Woogeun Rhee, Zhihua Wang, Baoyong Chi:
A 77-GHz Mixed-Mode FMCW Signal Generator Based on Bang-Bang Phase Detector. IEEE J. Solid State Circuits 53(10): 2850-2863 (2018) - [j39]Xinwang Zhang, Zipeng Chen, Yanqiang Gao, Yang Xu, Bingqiao Liu, Qian Yu, Yichuang Sun, Zhihua Wang, Baoyong Chi:
A 0.1-5.0 GHz flexible SDR receiver with digitally assisted calibration in 65 nm CMOS. Microelectron. J. 72: 58-73 (2018) - [j38]Haikun Jia, Clarissa C. Prawoto, Baoyong Chi, Zhihua Wang, C. Patrick Yue:
A Full Ka-Band Power Amplifier With 32.9% PAE and 15.3-dBm Power in 65-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(9): 2657-2668 (2018) - [c53]Jianxi Wu, Zipeng Chen, Wei Zheng, Yibo Liu, Shufu Wang, Nan Qi, Baoyong Chi:
A 77-GHz Mixed-Mode FMCW Generator Based on a Vernier TDC with Dual Rising-Edge Fractional-Phase Detector. A-SSCC 2018: 79-82 - [c52]Taikun Ma, Zipeng Chen, Jianxi Wu, Wei Zheng, Shufu Wang, Nan Qi, Baoyong Chi:
A CMOS 76-81 GHz 2TX 3RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. A-SSCC 2018: 83-86 - [c51]Zhenwu Wang, Sijia Jiang, Hanjun Jiang, Baoyong Chi:
A K-Band Fractional-N Frequency Synthesizer With a Low Phase Noise LC VCO in 90nm CMOS. ISCAS 2018: 1-4 - 2017
- [j37]Zhiping Wang, Haikun Jia, Lixue Kuang, Baoyong Chi:
An 80-83 GHz CMOS DCO based on DiCAD technique for size, linearity and noise optimization. Sci. China Inf. Sci. 60(8): 080401:1-080401:3 (2017) - [j36]Jianfu Lin, Zheng Song, Meng Wei, Baoyong Chi:
A 6.6 mW 1.25-2.25 GHz low phase noise PLL frequency synthesizer based on wide tuning range Class-C VCO. Microelectron. J. 66: 119-127 (2017) - [j35]Yun Yin, Yanqiang Gao, Zhihua Wang, Baoyong Chi:
A 0.1-5.0 GHz SDR transmitter with current-mode power-mixer and self-calibration scheme in 65 nm CMOS. Microelectron. J. 70: 1-11 (2017) - [j34]Zheng Song, Xiliang Liu, Xiaokun Zhao, Qiongbing Liu, Zongming Jin, Baoyong Chi:
A Low-Power NB-IoT Transceiver With Digital-Polar Transmitter in 180-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(9): 2569-2581 (2017) - [j33]Yang Xu, Xinwang Zhang, Zhihua Wang, Baoyong Chi:
A Flexible Continuous-Time Δ Σ ADC With Programmable Bandwidth Supporting Low-Pass and Complex Bandpass Architectures. IEEE Trans. Very Large Scale Integr. Syst. 25(3): 872-880 (2017) - [j32]Xinwang Zhang, Zipeng Chen, Yanqiang Gao, Feng Ma, Jiachen Hao, Guodong Zhu, Baoyong Chi:
An Interference-Robust Reconfigurable Receiver With Automatic Frequency-Calibrated LNA in 65-nm CMOS. IEEE Trans. Very Large Scale Integr. Syst. 25(11): 3113-3124 (2017) - [c50]Jianfu Lin, Zheng Song, Nan Qi, Woogeun Rhee, Baoyong Chi:
A 77-GHz mixed-mode FMCW signal generator based on bang-bang phase detector. A-SSCC 2017: 317-320 - [c49]Jianfu Lin, Hanjun Jiang, Baoyong Chi:
A 5-bit phase-interpolator-based fractional-N frequency divider for digital phase-locked loops. ISCAS 2017: 1-4 - 2016
- [j31]Haikun Jia, Baoyong Chi, Lixue Kuang, Zhihua Wang:
Simple and robust self-healing technique for millimetre-wave amplifiers. IET Circuits Devices Syst. 10(1): 37-43 (2016) - [j30]Haikun Jia, Lixue Kuang, Wei Zhu, Zhiping Wang, Feng Ma, Zhihua Wang, Baoyong Chi:
A 77 GHz Frequency Doubling Two-Path Phased-Array FMCW Transceiver for Automotive Radar. IEEE J. Solid State Circuits 51(10): 2299-2311 (2016) - [j29]Yixing Chu, Jingxin Dong, Baoyong Chi, Yunfeng Liu:
A Novel Digital Closed Loop MEMS Accelerometer Utilizing a Charge Pump. Sensors 16(3): 389 (2016) - [j28]Yichuang Sun, Baoyong Chi, Heng Zhang:
Guest Editorial for the Special Issue on Software-Defined Radio Transceivers and Circuits for 5G Wireless Communications. IEEE Trans. Circuits Syst. II Express Briefs 63-II(1): 1-3 (2016) - [j27]Xiaobao Yu, Meng Wei, Ying Song, Zhihua Wang, Baoyong Chi:
A PAPR-Aware Dual-Mode Subgigahertz CMOS Power Amplifier for Short-Range Wireless Communication. IEEE Trans. Circuits Syst. II Express Briefs 63-II(1): 44-48 (2016) - [j26]Yang Xu, Zehong Zhang, Baoyong Chi, Nan Qi, Hualin Cai, Zhihua Wang:
A 5-/20-MHz BW Reconfigurable Quadrature Bandpass CT ΔΣ ADC With AntiPole-Splitting Opamp and Digital I/Q Calibration. IEEE Trans. Very Large Scale Integr. Syst. 24(1): 243-255 (2016) - [c48]Haikun Jia, Clarissa C. Prawoto, Baoyong Chi, Zhihua Wang, C. Patrick Yue:
A 32.9% PAE, 15.3 dBm, 21.6-41.6 GHz power amplifier in 65nm CMOS using coupled resonators. A-SSCC 2016: 345-348 - [c47]Zipeng Chen, Zheng Song, Meng Wei, Zhihua Wang, Baoyong Chi:
A reconfigurable IF receiver supporting intra-band non-contiguous carrier aggregation in 65 nm CMOS. ISCAS 2016: 1554-1557 - [c46]Peiyi Li, Zheng Song, Jianfu Lin, Meng Wei, Feng Guo, Wen Jia, Zhihua Wang, Baoyong Chi:
A reconfigurable digital polar transmitter with open-loop phase modulation for Sub-GHz applications. ISIE 2016: 1158-1161 - 2015
- [j25]Xiaobao Yu, Meng Wei, Yun Yin, Ying Song, Siyang Han, Qiongbing Liu, Zongming Jin, Xiliang Liu, Zhihua Wang, Yichuang Sun, Baoyong Chi:
A Fully-Integrated Reconfigurable Dual-Band Transceiver for Short Range Wireless Communications in 180 nm CMOS. IEEE J. Solid State Circuits 50(11): 2572-2590 (2015) - [j24]Xinwang Zhang, Bingqiao Liu, Zhihua Wang, Baoyong Chi:
An LP/CBP reconfigurable analog baseband circuit for software-defined radio receivers in 65 nm CMOS. Microelectron. J. 46(1): 81-95 (2015) - [j23]Lixue Kuang, Baoyong Chi, Haikun Jia, Wen Jia, Zhihua Wang:
A 60-GHz CMOS Dual-Mode Power Amplifier With Efficiency Enhancement at Low Output Power. IEEE Trans. Circuits Syst. II Express Briefs 62-II(4): 352-356 (2015) - [j22]Xinwang Zhang, Baoyong Chi, Zhihua Wang:
A 0.1-1.5 GHz Harmonic Rejection Receiver Front-End With Phase Ambiguity Correction, Vector Gain Calibration and Blocker-Resilient TIA. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(4): 1005-1014 (2015) - [j21]Yun Yin, Baoyong Chi, Zhigang Sun, Xinwang Zhang, Zhihua Wang:
A 0.1-6.0-GHz Dual-Path SDR Transmitter Supporting Intraband Carrier Aggregation in 65-nm CMOS. IEEE Trans. Very Large Scale Integr. Syst. 23(5): 944-957 (2015) - [c45]Baoyong Chi, Lixue Kuang, Haikun Jia, Zhiping Wang, Zhihua Wang:
A 60-GHz wireless transceiver with dual-mode power amplifier for IEEE 802.11ad in 65nm CMOS. ASICON 2015: 1-4 - [c44]Yadi Guo, Renyuan Chang, Jun Fu, Baoyong Chi, Yudong Wang:
Analysis and design of a high linearity quadrature demodulator based on SiGe BiCMOS process. ASICON 2015: 1-4 - [c43]Jiachen Hao, Zheng Song, Baoyong Chi:
A reconfigurable analog baseband for low-power Wi-Fi receiver. ASICON 2015: 1-4 - [c42]Bing Lyu, Yun Yin, Xiaobao Yu, Baoyong Chi:
A 0.1-1.5G SDR transmitter with two-stage harmonic rejection power mixer in 65-nm CMOS. ASICON 2015: 1-4 - [c41]Feng Ma, Xin-Wang Zhang, Baoyong Chi:
A 100M-1.5 GHz harmonic-rejection SDR receiver front-end. ASICON 2015: 1-4 - [c40]Guodong Zhu, Junfeng Zhang, Yang Xu, Zehong Zhang, Baoyong Chi:
A 1/2/4MHz multi-mode reconfigurable lowpass/complex bandpass CT ΣΔ modulator for short range wireless receiver. ASICON 2015: 1-4 - [c39]Haikun Jia, Baoyong Chi, Lixue Kuang, Wei Zhu, Zhiping Wang, Feng Ma, Zhihua Wang:
A frequency doubling two-path phased-array FMCW radar transceiver in 65nm CMOS. A-SSCC 2015: 1-4 - [c38]Zheng Song, Xiliang Liu, Zongming Jin, Xiaokun Zhao, Qiongbing Liu, Yun Yin, Baoyong Chi:
A 180nm CMOS wireless transceiver by utilizing guard band for narrowband IoT applications. A-SSCC 2015: 1-4 - [c37]Oluyomi Simpson, Yusuf Abdulkadir, Yichuang Sun, Baoyong Chi:
Relay-Based Cooperative Spectrum Sensing with Improved Energy Detection In Cognitive Radio. BWCCA 2015: 227-231 - [c36]Yun Yin, Yanqiang Gao, Zhihua Wang, Baoyong Chi:
A 0.1-5.0GHz self-calibrated SDR transmitter with -62.6dBc CIM3 in 65nm CMOS. CICC 2015: 1-4 - [c35]Haikun Jia, Baoyong Chi, Zhihua Wang:
An 8.2 GHz triple coupling low-phase-noise class-F QVCO in 65nm CMOS. ESSCIRC 2015: 124-127 - [c34]Xinwang Zhang, Yichuang Sun, Zhihua Wang, Baoyong Chi:
A 0.5-30GHz wideband differential CMOS T/R switch with independent bias and leakage cancellation techniques. ISCAS 2015: 449-452 - [c33]Zhiqiang Huang, Howard Cam Luong, Baoyong Chi, Zhihua Wang, Haikun Jia:
25.6 A 70.5-to-85.5GHz 65nm phase-locked loop with passive scaling of loop filter. ISSCC 2015: 1-3 - [c32]Xiaokun Zhao, Zheng Song, Baoyong Chi:
A 60-dB DR PGA with DC-offset calibration for short-distance wireless receiver. VLSI-DAT 2015: 1-4 - 2014
- [j20]Haikun Jia, Baoyong Chi, Lixue Kuang, Zhihua Wang:
A 77 GHz FMCW radar transmitter with reconfigurable power amplifier in 65 nm CMOS. Microelectron. J. 45(7): 898-903 (2014) - [j19]Yun Yin, Baoyong Chi, Zhaokang Xia, Zhihua Wang:
A Reconfigurable Dual-Mode CMOS Power Amplifier With Integrated T/R Switch for 0.1-1.5-GHz Multistandard Applications. IEEE Trans. Circuits Syst. II Express Briefs 61-II(7): 471-475 (2014) - [j18]Yun Yin, Baoyong Chi, Yanqiang Gao, Xiaodong Liu, Zhihua Wang:
A 0.1-5.0 GHz Reconfigurable Transmitter With Dual-Mode Power Amplifier and Digitally-Assisted Self-Calibration for Private Network Communications. IEEE Trans. Circuits Syst. I Regul. Pap. 61-I(11): 3266-3277 (2014) - [j17]Haikun Jia, Baoyong Chi, Lixue Kuang, Zhihua Wang:
A 38- to 40-GHz Current-Reused Active Phase Shifter Based on the Coupled Resonator. IEEE Trans. Circuits Syst. II Express Briefs 61-II(12): 917-921 (2014) - [c31]Zheng Song, Nan Qi, Baoyong Chi, Zhihua Wang:
A multi-mode reconfigurable analog baseband with I/Q calibration for GNSS receivers. ASP-DAC 2014: 29-30 - [c30]Xinwang Zhang, Yang Xu, Bingqiao Liu, Qian Yu, Siyang Han, Qiongbing Liu, Zehong Zhang, Yanqiang Gao, Zhihua Wang, Baoyong Chi:
A 0.1-5GHz flexible SDR receiver in 65nm CMOS. A-SSCC 2014: 249-252 - [c29]Xiaobao Yu, Meng Wei, Yun Yin, Ying Song, Siyang Han, Qiongbing Liu, Zongming Jin, Xiliang Liu, Zhihua Wang, Baoyong Chi:
A fully-integrated reconfigurable dual-band transceiver for short range wireless communication in 180nm CMOS. A-SSCC 2014: 257-260 - [c28]Xinwang Zhang, Zhihua Wang, Baoyong Chi:
A 0.1-1.5GHz harmonic rejection receiver front-end with hybrid 8 phase LO generator, phase ambiguity correction and vector gain calibration. A-SSCC 2014: 353-356 - [c27]Yun Yin, Baoyong Chi, Xiaobao Yu, Wen Jia, Zhihua Wang:
An efficiency-enhanced 2.4GHz stacked CMOS power amplifier with mode switching scheme for WLAN applications. CICC 2014: 1-4 - [c26]Li Wang, Rui Ma, Chen Zhang, Zongyu Dong, Fei Lu, Albert Z. Wang, Xin Wang, Jian Liu, Siqiang Fan, He Tang, Baoyong Chi, Liji Wu, Tianling Ren:
Scalable behavior modeling for SCR based ESD protection structures for circuit simulation. ISCAS 2014: 2333-2336 - [c25]Xinwang Zhang, Baoyong Chi, Bingqiao Liu, Zhihua Wang:
-80dBm∼0dBm dynamic range, 30mV/dB detection sensitivity piecewise RSSI for SDR/CR receivers. MWSCAS 2014: 89-92 - 2013
- [j16]Xin Wang, Zitao Shi, Jian Liu, Lin Lin, Hui Zhao, Li Wang, Rui Ma, Chen Zhang, Zongyu Dong, Siqiang Fan, He Tang, Albert Z. Wang, Yuhua Cheng, Bin Zhao, Zhigang Zhang, Baoyong Chi, Tianling Ren:
Post-Si Programmable ESD Protection Circuit Design: Mechanisms and Analysis. IEEE J. Solid State Circuits 48(5): 1237-1249 (2013) - [j15]Lingwei Zhang, Hanjun Jiang, Jianjun Wei, Jingjing Dong, Fule Li, Weitao Li, Jia Gao, Jianwei Cui, Baoyong Chi, Chun Zhang, Zhihua Wang:
A Reconfigurable Sliding-IF Transceiver for 400 MHz/2.4 GHz IEEE 802.15.6/ZigBee WBAN Hubs With Only 21% Tuning Range VCO. IEEE J. Solid State Circuits 48(11): 2705-2716 (2013) - [c24]Nan Qi, Baoyong Chi, Yang Xu, Zhou Chen, Jun Xie, Yang Xu, Zheng Song, Zhihua Wang:
An asymmetric dual-channel reconfigurable receiver for GNSS in 180nm CMOS. CICC 2013: 1-4 - [c23]Nan Qi, Baoyong Chi, Yang Xu, Zhou Chen, Yang Xu, Jun Xie, Zheng Song, Zhihua Wang:
A 180nm fully-integrated dual-channel reconfigurable receiver for GNSS interoperations. ESSCIRC 2013: 177-180 - [c22]Xiaobao Yu, Baoyong Chi, Meng Wei, Albert Z. Wang, Tianling Ren, Zhihua Wang:
A half rate CDR with DCD cleaning up and quadrature clock calibration for 20Gbps 60GHz communication in 65nm CMOS. ISCAS 2013: 962-965 - [c21]Shijun Wang, Fai Yao, Li Wang, Rui Ma, C. Zhang, Zongyu Dong, Albert Z. Wang, Zitao Shi, Yuhua Cheng, Baoyong Chi, Tianling Ren:
Design and analysis of full-chip HV ESD protection in BCD30V for mixed-signal ICs. ISCAS 2013: 1059-1062 - [c20]Nan Qi, Zheng Song, Baoyong Chi, Albert Z. Wang, Tianling Ren, Zhihua Wang:
A multi-mode complex bandpass filter with gm-assisted power optimization and I/Q calibration. ISCAS 2013: 1845-1848 - [c19]Yun Yin, Baoyong Chi, Zhihua Wang:
A 0.1-1.5GHz dual-mode Class-AB/Class-F power amplifier in 65nm CMOS. MWSCAS 2013: 372-375 - [c18]Zhihua Wang, Hanjun Jiang, Kai Yang, Lingwei Zhang, Jianjun Wei, Fule Li, Baoyong Chi, Chun Zhang, Shouhao Wu, Qingliang Lin, Wen Jia:
Lifetime tracing of cardiopulmonary sounds with ultra-low-power sound sensor stick connected to wireless mobile network. NEWCAS 2013: 1-4 - 2012
- [j14]Yo-Sheng Lin, Baoyong Chi, Hsien-Chin Chiu, Hsiao-Chin Chen:
Ultra-Wideband Circuits, Systems, and Applications. J. Electr. Comput. Eng. 2012: 567230:1-567230:2 (2012) - [j13]Haikun Jia, Baoyong Chi, Lixue Kuang, Zhihua Wang:
A 1 V, 69-73 GHz CMOS power amplifier based on improved Wilkinson power combiner. Microelectron. J. 43(6): 370-376 (2012) - [j12]Yang Xu, Baoyong Chi, Xiaobao Yu, Nan Qi, Patrick Chiang, Zhihua Wang:
Power-Scalable, Complex Bandpass/Low-Pass Filter With I/Q Imbalance Calibration for a Multimode GNSS Receiver. IEEE Trans. Circuits Syst. II Express Briefs 59-II(1): 30-34 (2012) - [j11]Nan Qi, Yang Xu, Baoyong Chi, Yang Xu, Xiaobao Yu, Xing Zhang, Ni Xu, Patrick Chiang, Woogeun Rhee, Zhihua Wang:
A Dual-Channel Compass/GPS/GLONASS/Galileo Reconfigurable GNSS Receiver in 65 nm CMOS With On-Chip I/Q Calibration. IEEE Trans. Circuits Syst. I Regul. Pap. 59-I(8): 1720-1732 (2012) - [c17]Xinwang Zhang, Yun Yin, Meng Cao, Zhigang Sun, Ling Fu, Zhaokang Xia, Hongxing Feng, Xing Zhang, Baoyong Chi, Ming Xu, Zhihua Wang:
A 0.1~4GHz receiver and 0.1~6GHz transmitter with reconfigurable 10~100MHz signal bandwidth in 65nm CMOS. CICC 2012: 1-4 - [c16]Yang Xu, Baoyong Chi, Zhihua Wang:
Power-scalable multi-mode reconfigurable continuous-time lowpass/quadrature bandpass sigma-delta modulator for zero/low-IF receivers. ISCAS 2012: 293-296 - [c15]Yang Xu, Nan Qi, Zhou Chen, Baoyong Chi, Zhihua Wang:
A hybrid approach to I/Q imbalance self-calibration in reconfigurable low-IF receivers. ISCAS 2012: 552-555 - 2011
- [j10]Xuguang Sun, Baoyong Chi, Chun Zhang, Ziqiang Wang, Zhihua Wang:
Ultra-high-frequency radio frequency identification reader receiver with 10 dBm input P1 dB and -74 dBm sensitivity in 0.18 μm CMOS. IET Circuits Devices Syst. 5(5): 392-402 (2011) - [j9]Baoyong Chi, Kasra Omid-Zohoor, Zhihua Wang, S. Simon Wong:
A 65 nm CMOS fully-integrated dynamic reconfigurable differential power amplifier with high gain in both bands. Microelectron. J. 42(6): 855-862 (2011) - [c14]Nan Qi, Yang Xu, Baoyong Chi, Yang Xu, Xiaobao Yu, Xing Zhang, Zhihua Wang:
A dual-channel GPS/Compass/Galileo/GLONASS reconfigurable GNSS receiver in 65nm CMOS. CICC 2011: 1-4 - [c13]Zhigang Sun, Baoyong Chi, Chun Zhang, Zhihua Wang:
A 0.13µm CMOS 1.5-to-2.15GHz low power transmitter front-end for SDR applications. ISCAS 2011: 2453-2456 - 2010
- [j8]Xiaoman Wang, Baoyong Chi, Zhihua Wang:
A Low-Power High-Data-Rate ASK IF Receiver With a Digital-Control AGC Loop. IEEE Trans. Circuits Syst. II Express Briefs 57-II(8): 617-621 (2010)
2000 – 2009
- 2009
- [j7]Shuguang Han, Baoyong Chi, Zhihua Wang:
New implementation of high linear LNA using derivative superposition method. Microelectron. J. 40(1): 197-201 (2009) - [j6]Baoyong Chi, Jinke Yao, Patrick Chiang, Zhihua Wang:
A Fast-Settling Wideband-IF ASK Baseband Circuit for a Wireless Endoscope Capsule. IEEE Trans. Circuits Syst. II Express Briefs 56-II(4): 275-279 (2009) - [j5]Baoyong Chi, Jinke Yao, Patrick Chiang, Zhihua Wang:
A 0.18-muhboxm CMOS GFSK Analog Front End Using a Bessel-Based Quadrature Discriminator With On-Chip Automatic Tuning. IEEE Trans. Circuits Syst. I Regul. Pap. 56-I(11): 2498-2510 (2009) - [c12]Jingchao Wang, Chun Zhang, Baoyong Chi, Ziqiang Wang, Zhihua Wang:
A fully integrated CMOS UHF RFID reader transceiver for handheld applications. CICC 2009: 495-498 - 2008
- [c11]Baoyong Chi, Chun Zhang, Zhihua Wang:
Bandwidth extension for ultra-wideband CMOS low-noise amplifiers. ISCAS 2008: 968-971 - [c10]Tongqiang Gao, Chun Zhang, Baoyong Chi, Zhihua Wang:
An improved method of power control with CMOS class-E power amplifiers. ISCAS 2008: 2306-2309 - 2007
- [j4]Baoyong Chi, Jinke Yao, Shuguang Han, Xiang Xie, Guolin Li, Zhihua Wang:
Low power high data rate wireless endoscopy transceiver. Microelectron. J. 38(10-11): 1070-1081 (2007) - [j3]Baoyong Chi, Jinke Yao, Shuguang Han, Xiang Xie, Guolin Li, Zhihua Wang:
Low-Power Transceiver Analog Front-End Circuits for Bidirectional High Data Rate Wireless Telemetry in Medical Endoscopy Applications. IEEE Trans. Biomed. Eng. 54(7): 1291-1299 (2007) - [j2]Shuguang Han, Baoyong Chi, Zhihua Wang:
A Mixed-Loop CMOS Analog GFSK Modulator With Tunable Modulation Index. IEEE Trans. Circuits Syst. II Express Briefs 54-II(6): 547-551 (2007) - [c9]Li Zhang, Baoyong Chi, Zhihua Wang, Hongyi Chen, Jinke Yao, Ende Wu:
A 2-GHz 6.1-mA Fully-Differential CMOS Phase-Locked Loop. ISCAS 2007: 2447-2450 - [c8]Yike Cui, Baoyong Chi, Minjie Liu, Yulei Zhang, Yongming Li, Zhihua Wang, Patrick Chiang:
Process Variation Compensation of a 2.4GHz LNA in 0.18um CMOS Using Digitally Switchable Capacitance. ISCAS 2007: 2562-2565 - [c7]Baoyong Chi, Xueyi Yu, Woogeun Rhee, Zhihua Wang:
A Fractional-N PLL for Digital Clock Generation With an FIR-Embedded Frequency Divider. ISCAS 2007: 3051-3054 - [c6]Tongqiang Gao, Dongmei Li, Baoyong Chi, Zhihua Wang:
A CMOS class-E Power Amplifiers with Power Control. ISCAS 2007: 3900-3903 - 2006
- [j1]Baoyong Chi, Xiaolei Zhu, Ziqiang Wang, Zhihua Wang:
New implementation of injection locked technique and its application to low phase noise quadrature oscillators. Microelectron. J. 37(11): 1412-1418 (2006) - [c5]Baoyong Chi, Bingxue Shi, Zhihua Wang:
A CMOS down-conversion micromixer for IEEE 802.11b WLAN transceivers. ISCAS 2006 - [c4]Baoyong Chi, Jinke Yao, Shuguang Han, Xiang Xie, Guolin Li, Zhihua Wang:
A 2.4GHz low power wireless transceiver analog front-end for endoscopy capsule system. ISCAS 2006 - [c3]Jinke Yao, Baoyong Chi, Zhihua Wang:
A 4MHz Gm-C filter with on-chip frequency automatic tuning. ISCAS 2006 - 2005
- [c2]Ziqiang Wang, Baoyong Chi, Min Lin, Shuguang Han, Lu Liu, Jinke Yao, Zhihua Wang:
A monolithic CMOS L band DAB receiver. ASP-DAC 2005: 1232-1235 - 2003
- [c1]Baoyong Chi, Bingxue Shi:
A 1.8V 2.4GHz CMOS on-chip impedance matching low noise amplifier for WLAN applications. ISCAS (2) 2003: 188-191
Coauthor Index
[j71] [j70] [j69] [j68] [j67] [j66] [j65] [j64] [c100] [c99] [c98] [c97] [c95] [j62] [j61] [j60] [j59] [c94] [c93] [c92] [c91] [c90] [c89] [c88] [c87] [c86] [c85] [c84] [c83] [c82] [c81] [c80] [c79] [c78] [j57] [j56] [c77] [c76] [c75] [c74] [c73] [c72] [c71] [c70] [c69] [c68] [c67] [c66] [c65] [c64] [c63] [c62] [j53] [j52] [j50] [j48] [j47] [c60] [c59] [c58] [c57]
[j71] [j70] [j69] [j68] [j67] [j66] [j65] [j64] [c100] [c99] [c98] [c97] [c95] [j62] [j61] [j60] [j59] [c94] [c93] [c92] [c91] [c90] [c89] [c88] [c87] [c86] [c85] [c84] [c83] [c82] [c81] [c80] [c79] [c78] [j57] [j56] [c77] [c76] [c75] [c74] [c73] [c72] [c71] [c70] [c69] [c68] [c67] [c66] [c65] [c64] [c63] [c62] [j52] [j51] [j48] [j47] [c60] [c59] [j46] [j38] [j37] [j31] [j30] [c48] [j23] [c45] [c39] [c35] [c33] [j20] [j17] [j13]
[j71] [j70] [j69] [j68] [j67] [j66] [j65] [j64] [c97] [c95] [j62] [j61] [j60] [j59] [c94] [c93] [c92] [c89] [c87] [c80] [c79] [j57] [j56] [c76] [c75] [c74] [c72] [c70] [c69] [c68] [c67] [c66] [c65] [c64] [c63] [c62] [j48] [j42] [j40] [j39] [j38] [j35] [j33] [j31] [j30] [j27] [j26] [c48] [c47] [c46] [j25] [j24] [j23] [j22] [j21] [c45] [c39] [c36] [c35] [c34] [c33] [j20] [j19] [j18] [j17] [c31] [c30] [c29] [c28] [c27] [c25] [j15] [c24] [c23] [c22] [c20] [c19] [c18] [j13] [j12] [j11] [c17] [c16] [c15] [j10] [j9] [c14] [c13] [j8] [j7] [j6] [j5] [c12] [c11] [c10] [j4] [j3] [j2] [c9] [c8] [c7] [c6] [j1] [c5] [c4] [c3] [c2]
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-23 21:23 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
