"Timing aware partitioning for multi-FPGA based logic simulation using ..."

Subramanian Poothamkurissi Swaminathan, Pey-Chang Kent Lin, Sunil P. Khatri (2012)

Details and statistics

DOI: 10.1109/ICCD.2012.6378634

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics