Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAndré Ivanov
Person information
- affiliation: University of British Columbia, Vancouver, Canada
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2023
[j65]Zhonghua Zhou
, Yuxuan Pan, Guy G. F. Lemieux, André Ivanov:
MEDUSA: A Multi-Resolution Machine Learning Congestion Estimation Method for 2D and 3D Global Routing. ACM Trans. Design Autom. Electr. Syst. 28(5): 73:1-73:25 (2023)- [c85]Ian Hill, André Ivanov:
Gerabaldi: A Temporal Simulator for Probabilistic IC Degradation and Failure Processes. VTS 2023: 1-7 - 2022
- [c84]Parvez Anwar Chanawala, Ian Hill, S. Arash Sheikholeslam, André Ivanov:
Prediction of Thermally Accelerated Aging Process at 28nm. ETS 2022: 1-2 - [c83]Yuxuan Pan, Zhonghua Zhou, André Ivanov:
Routability-driven Global Routing with 3D Congestion Estimation Using a Customized Neural Network. ISQED 2022: 1-6 - 2021
- [c82]Mehdi Karimibiuki, Karthik Pattabiraman, André Ivanov:
Are you for Real? Authentication in Dynamic IoT Systems. PRDC 2021: 143-152
2010 – 2019
- 2019
- [c81]Zhonghua Zhou, Sunmeet Chahal, Tsung-Yi Ho, André Ivanov:
Supervised-Learning Congestion Predictor For Routability-Driven Global Routing. VLSI-DAT 2019: 1-4 - 2018
- [c80]Ekta Aggarwal, Mehdi Karimibiuki, Karthik Pattabiraman, André Ivanov:
CORGIDS: A Correlation-based Generic Intrusion Detection System. CPS-SPC@CCS 2018: 24-35 - [c79]Mehdi Karimibiuki, André Ivanov:
MiniCloud: a mini storage and query service for local heterogeneous IoT devices. IOT 2018: 21:1-21:4 - [c78]Mehdi Karimibiuki, Ekta Aggarwal, Karthik Pattabiraman, André Ivanov:
DynPolAC: Dynamic Policy-Based Access Control for IoT Systems. PRDC 2018: 161-170 - 2016
- [c77]André Ivanov, Peter Hallschmid, Zhonghua Zhou:
Local congestion and blockage aware routability analysis using adaptive flexible modeling. ICECS 2016: 438-439 - [c76]Lucheng He, Aijiao Cui, Mengyang Li, André Ivanov:
An improved test power optimization method by insertion of linear functions. ISCAS 2016: 2631-2634 - 2015
- [j64]André Ivanov:
Speeding Up Analog Integration and Test for Mixed-Signal SoCs. IEEE Des. Test 32(1): 4-5 (2015) - [j63]André Ivanov:
A Look at Trojan Attack, Pruning, and Dependability. IEEE Des. Test 32(2): 4-5 (2015) - [j62]André Ivanov:
A Look at Asynchronous Design and Photonic Network-on-a-Chip (PNoC). IEEE Des. Test 32(3): 4 (2015) - [j61]André Ivanov:
Advances in 3-D Integrated Circuits, Systems, and CAD Tools. IEEE Des. Test 32(4): 4-5 (2015) - [j60]André Ivanov:
Cyber-Physplical Systems for Medical Apications. IEEE Des. Test 32(5): 4-5 (2015) - [j59]André Ivanov:
Microfluidics: Design and Test Solutions for Enabling Biochemistry on a Chip. IEEE Des. Test 32(6): 4-5 (2015) - [c75]Ricardo Ochoa Gallardo, Alan J. Hu, André Ivanov, Maryam S. Mirian:
Reducing Post-Silicon Coverage Monitoring Overhead with Emulation and Bayesian Feature Selection. ICCAD 2015: 816-823 - [c74]Tingting Yu, Aijiao Cui, Mengyang Li, André Ivanov:
A new decompressor with ordered parallel scan design for reduction of test data and test time. ISCAS 2015: 641-644 - [e2]André Ivanov, Diana Marculescu, Partha Pratim Pande, José Flich, Karthik Pattabiraman:
Proceedings of the 9th International Symposium on Networks-on-Chip, NOCS 2015, Vancouver, BC, Canada, September 28-30, 2015. ACM 2015, ISBN 978-1-4503-3396-2 [contents] - 2014
- [j58]André Ivanov:
Revisiting DAC's 50th Anniversary. IEEE Des. Test 31(2): 4-5 (2014) - [j57]André Ivanov:
The Internet of Things. IEEE Des. Test 31(3): 4-5 (2014) - [j56]André Ivanov:
Design and Testing of Millimeter-Wave/Subterahertz Circuits and Systems. IEEE Des. Test 31(6): 4-5 (2014) - [c73]Ge Yu, Shahriar Mirabbasi, André Ivanov:
Performance comparison of two wide-tuning-range 13-GHz CMOS LC-VCOs. ICECS 2014: 762-765 - [c72]S. Arash Sheikholeslam, Cristian Grecu, André Ivanov:
A novel tri-state device implemented with a metal gated QCA. LASCAS 2014: 1-3 - [c71]Amir Hossein Masnadi Shirazi, Reza Molavi, Peter Sangpil Woo, Ge Yu, Shahriar Mirabbasi, Sudip Shekhar, André Ivanov:
A low-power DC-to-27-GHz transimpedance amplifier in 0.13-µm CMOS using inductive-peaking and current-reuse techniques. MWSCAS 2014: 961-964 - [c70]Alireza Nojeh, Partha Pratim Pande, André Ivanov:
T2B: Carbon nanotubes and opportunities for wireless on-chip interconnect. SoCC 2014: xxxix-xli - [c69]Partha Pratim Pande, Alireza Nojeh, André Ivanov:
T1B: Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. SoCC 2014: xxxvii-xxxviii - 2013
- [j55]Kyle Balston, Mehdi Karimibiuki, Alan J. Hu, André Ivanov, Steven J. E. Wilton:
Post-Silicon Code Coverage for Multiprocessor System-on-Chip Designs. IEEE Trans. Computers 62(2): 242-246 (2013) - 2012
- [j54]Dipanjan Sengupta, Andreas G. Veneris, Steven J. E. Wilton, André Ivanov:
Multi-objective voltage island floorplanning using sequence pair representation. Sustain. Comput. Informatics Syst. 2(2): 58-70 (2012) - [c68]Dipanjan Sengupta, Flavio M. de Paula, Alan J. Hu, Andreas G. Veneris, André Ivanov:
Lazy suspect-set computation: fault diagnosis for deep electrical bugs. ACM Great Lakes Symposium on VLSI 2012: 189-194 - 2011
- [c67]Dipanjan Sengupta, Andreas G. Veneris, Steven J. E. Wilton, André Ivanov, Res Saleh:
Sequence pair based voltage island floorplanning. IGCC 2011: 1-6 - [c66]Mehdi Karimibiuki, Kyle Balston, Alan J. Hu, André Ivanov:
Post-silicon code coverage evaluation with reduced area overhead for functional verification of SoC. HLDVT 2011: 92-97 - [c65]Renato P. Ribas, André Inácio Reis, André Ivanov:
Performance and functional test of flip-flops using ring oscillator structure. IDT 2011: 42-47 - [c64]Renato P. Ribas, Yuyang Sun, André Inácio Reis, André Ivanov:
Self-checking test circuits for latches and flip-flops. IOLTS 2011: 210-213 - [c63]Renato P. Ribas, Yuyang Sun, André Inácio Reis, André Ivanov:
Ring oscillators for functional and delay test of latches and flip-flops. SBCCI 2011: 67-72 - 2010
- [j53]Alireza Nojeh, André Ivanov:
Wireless Interconnect and the Potential for Carbon Nanotubes. IEEE Des. Test Comput. 27(4): 44-53 (2010) - [e1]Yervant Zorian, Imtinan Elahi, André Ivanov, Ashraf Salem:
5th International Design and Test Workshop, IDT 2010, Abu Dhabi, UAE, 14-15 December 2010. IEEE 2010, ISBN 978-1-61284-291-2 [contents]
2000 – 2009
- 2009
- [j52]Faizal Karim, Marco Ottavi, Hamidreza Hashempour, Vamsi Vankamamidi, Konrad Walus, André Ivanov, Fabrizio Lombardi:
Modeling and Evaluating Errors Due to Random Clock Shifts in Quantum-Dot Cellular Automata Circuits. J. Electron. Test. 25(1): 55-66 (2009) - [j51]Erno Salminen, Cristian Grecu, Timo D. Hämäläinen, André Ivanov:
Application modelling and hardware description for network-on-chip benchmarking. IET Comput. Digit. Tech. 3(5): 539-550 (2009) - 2008
- [j50]Rod Blaine Foist, Cristian Grecu, André Ivanov, Robin Turner:
An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic. IEEE Trans. Educ. 51(3): 312-318 (2008) - [c62]Partha Pratim Pande, Amlan Ganguly, Benjamin Belzer, Alireza Nojeh, André Ivanov:
Novel interconnect infrastructures for massive multicore chips - an overview. ISCAS 2008: 2777-2780 - 2007
- [j49]Qiang Xu, Baosheng Wang, André Ivanov, Fung Yu Young:
Test scheduling for built-in self-tested embedded SRAMs with data retention faults. IET Comput. Digit. Tech. 1(3): 256-264 (2007) - [j48]Zahra Sadat Ebadi, Alireza Nasiri Avanaki, Resve A. Saleh, André Ivanov:
Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip. Integr. 40(2): 149-160 (2007) - [j47]Cristian Grecu, André Ivanov, Resve A. Saleh, Partha Pratim Pande:
Testing Network-on-Chip Communication Fabrics. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(12): 2201-2214 (2007) - [j46]A. K. M. K. Mollah, Roberto Rosales, Sassan Tabatabaei, James Cicalo, André Ivanov:
Design of a Tunable Differential Ring Oscillator With Short Start-Up and Switching Transients. IEEE Trans. Circuits Syst. I Regul. Pap. 54-I(12): 2669-2682 (2007) - [c61]Samad Sheikhaei, Shahriar Mirabbasi, André Ivanov:
A 43 mW single-channel 4GS/s 4-bit flash ADC in 0.18 μm CMOS. CICC 2007: 333-336 - [c60]Marco Ottavi, Hamidreza Hashempour, Vamsi Vankamamidi, Faizal Karim, Konrad Walus, André Ivanov:
On the Error Effects of Random Clock Shifts in Quantum-Dot Cellular Automata Circuits. DFT 2007: 487-495 - [c59]Cristian Grecu, Lorena Anghel, Partha Pratim Pande, André Ivanov, Resve A. Saleh:
Essential Fault-Tolerance Metrics for NoC Infrastructures. IOLTS 2007: 37-42 - [c58]Rod Blaine Foist, André Ivanov, Robin Turner:
An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic. MSE 2007: 127-128 - [c57]Cristian Grecu, André Ivanov, Partha Pratim Pande, Axel Jantsch, Erno Salminen, Ümit Y. Ogras, Radu Marculescu:
Towards Open Network-on-Chip Benchmarks. NOCS 2007: 205 - [i1]Baosheng Wang, Yuejian Wu, André Ivanov:
A Fast Diagnosis Scheme for Distributed Small Embedded SRAMs. CoRR abs/0710.4655 (2007) - 2006
- [j45]Resve A. Saleh, Steven J. E. Wilton, Shahriar Mirabbasi, Alan J. Hu, Mark R. Greenstreet, Guy Lemieux, Partha Pratim Pande, Cristian Grecu, André Ivanov:
System-on-Chip: Reuse and Integration. Proc. IEEE 94(6): 1050-1069 (2006) - [j44]Josh Yang, Baosheng Wang, Yuejian Wu, André Ivanov:
Fast detection of data retention faults and other SRAM cell open defects. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(1): 167-180 (2006) - [c56]Yuejian Wu, André Ivanov:
Low Power SoC Memory BIST. DFT 2006: 197-205 - [c55]Cristian Grecu, André Ivanov, Res Saleh, Partha Pratim Pande:
NoC Interconnect Yield Improvement Using Crosspoint Redundancy. DFT 2006: 457-465 - [c54]Cristian Grecu, André Ivanov, Res Saleh, Egor S. Sogomonyan, Partha Pratim Pande:
On-line Fault Detection and Location for NoC Interconnects. IOLTS 2006: 145-150 - [c53]Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh:
BIST for Network-on-Chip Interconnect Infrastructures. VTS 2006: 30-35 - [c52]André Ivanov:
Session Abstract. VTS 2006: 424-425 - 2005
- [j43]André Ivanov, Giovanni De Micheli:
Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research. IEEE Des. Test Comput. 22(5): 399-403 (2005) - [j42]Partha Pratim Pande, Cristian Grecu, André Ivanov, Resve A. Saleh, Giovanni De Micheli:
Design, Synthesis, and Test of Networks on Chips. IEEE Des. Test Comput. 22(5): 404-413 (2005) - [j41]Yvan Maidon, Thomas Zimmer, André Ivanov:
An Analog Circuit Fault Characterization Methodology. J. Electron. Test. 21(2): 127-134 (2005) - [j40]Baosheng Wang, Andy Kuo, Touraj Farahmand, André Ivanov, Yong B. Cho, Sassan Tabatabaei:
A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices. J. Electron. Test. 21(6): 621-630 (2005) - [j39]Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh:
Timing analysis of network on chip architectures for MP-SoC platforms. Microelectron. J. 36(9): 833-845 (2005) - [j38]Partha Pratim Pande, Cristian Grecu, Michael Jones, André Ivanov, Resve A. Saleh:
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures. IEEE Trans. Computers 54(8): 1025-1040 (2005) - [j37]Andy Kuo, Roberto Rosales, Touraj Farahmand, Sassan Tabatabaei, André Ivanov:
Crosstalk bounded uncorrelated jitter (BUJ) for high-speed interconnects. IEEE Trans. Instrum. Meas. 54(5): 1800-1810 (2005) - [c51]Baosheng Wang, Josh Yang, Yuejian Wu, André Ivanov:
A retention-aware test power model for embedded SRAM. ASP-DAC 2005: 1180-1183 - [c50]Baosheng Wang, Yuejian Wu, André Ivanov:
A Fast Diagnosis Scheme for Distributed Small Embedded SRAMs. DATE 2005: 852-857 - [c49]Cristian Grecu, Partha Pratim Pande, Baosheng Wang, André Ivanov, Res Saleh:
Methodologies and Algorithms for Testing Switch-Based NoC Interconnects. DFT 2005: 238-246 - [c48]Partha Pratim Pande, Cristian Grecu, Michael Jones, André Ivanov, Res Saleh:
Effect of traffic localization on energy dissipation in NoC-based interconnect. ISCAS (2) 2005: 1774-1777 - [c47]Samad Sheikhaei, Shahriar Mirabbasi, André Ivanov:
A 0.35µm CMOS comparator circuit for high-speed ADC applications. ISCAS (6) 2005: 6134-6137 - [c46]Samad Sheikhaei, Shahriar Mirabbasi, André Ivanov:
A 4-bit 5 GS/s flash A/D converter in 0.18µm CMOS. ISCAS (6) 2005: 6138-6141 - [c45]Touraj Farahmand, Sassan Tabatabaei, Freddy Ben-Zeev, André Ivanov:
A DDJ calibration methodology for high-speed test and measurement equipments. ITC 2005: 10 - [c44]Baosheng Wang, Yuejian Wu, Josh Yang, André Ivanov, Yervant Zorian:
SRAM Retention Testing: Zero Incremental Time Integration with March Algorithms. VTS 2005: 66-71 - 2004
- [j36]André Ivanov, Fabrizio Lombardi, Cecilia Metra:
Guest Editors' Introduction: Advances in VLSI Testing at MultiGbps Rates. IEEE Des. Test Comput. 21(4): 274-276 (2004) - [j35]Nelson Ou, Touraj Farahmand, Andy Kuo, Sassan Tabatabaei, André Ivanov:
Jitter Models for the Design and Test of Gbps-Speed Serial Interconnects. IEEE Des. Test Comput. 21(4): 302-313 (2004) - [j34]Mohsen Nahvi, André Ivanov:
Indirect test architecture for SoC testing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(7): 1128-1142 (2004) - [c43]Baosheng Wang, Yuejian Wu, André Ivanov:
Designs for Reducing Test Time of Distributed Small Embedded SRAMs. DFT 2004: 120-128 - [c42]Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh:
Structured interconnect architecture: a solution for the non-scalability of bus-based SoCs. ACM Great Lakes Symposium on VLSI 2004: 192-195 - [c41]Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh:
A Scalable Communication-Centric SoC Interconnect Architecture. ISQED 2004: 343-348 - [c40]Andy Kuo, Touraj Farahmand, Nelson Ou, André Ivanov, Sassan Tabatabaei:
Jitter Models and Measurement Methods for High-Speed Serial Interconnects. ITC 2004: 1295-1302 - [c39]Josh Yang, Baosheng Wang, André Ivanov:
Open Defects Detection within 6T SRAM Cells using a No Write Recovery Test Mode. VLSI Design 2004: 493-498 - [c38]Josep Altet, Antonio Rubio, M. Amine Salhi, Jose Luis Gálvez, Stefan Dilhaire, Ashish Syal, André Ivanov:
Sensing temperature in CMOS circuits for Thermal Testing. VTS 2004: 179-184 - [c37]Baosheng Wang, Josh Yang, James Cicalo, André Ivanov, Yervant Zorian:
Reducing Embedded SRAM Test Time under Redundancy Constraints. VTS 2004: 237-242 - 2003
- [j33]Florence Azaïs, Yves Bertrand, Michel Renovell, André Ivanov, Sassan Tabatabaei:
An All-Digital DFT Scheme for Testing Catastrophic Faults in PLLs. IEEE Des. Test Comput. 20(1): 60-67 (2003) - [j32]André Ivanov:
Test Technology Technical Council Newsletter. J. Electron. Test. 19(1): 7-8 (2003) - [j31]André Ivanov:
Test Technology Technical Council Newsletter. J. Electron. Test. 19(2): 99-100 (2003) - [j30]André Ivanov:
Guest Editorial. J. Electron. Test. 19(2): 101-102 (2003) - [j29]André Ivanov:
Test Technology Technical Council Newsletter. J. Electron. Test. 19(3): 221-222 (2003) - [j28]Josep Altet, André Ivanov, A. Wong:
Thermal Testing of Analogue Integrated Circuits: A Case Study. J. Electron. Test. 19(3): 353-357 (2003) - [j27]André Ivanov:
Test Technology Technical Council Newsletter. J. Electron. Test. 19(4): 365-366 (2003) - [j26]André Ivanov:
Test Technology Technical Council Newsletter. J. Electron. Test. 19(5): 497-498 (2003) - [c36]Baosheng Wang, Yong B. Cho, Sassan Tabatabaei, André Ivanov:
Yield, Overall Test Environment Timing Accuracy, and Defect Level Trade-Offs for High-Speed Interconnect Device Testing. Asian Test Symposium 2003: 348-353 - [c35]Zahra Sadat Ebadi, André Ivanov:
Time Domain Multiplexed TAM: Implementation and Comparison. DATE 2003: 10732-10737 - [c34]Partha Pratim Pande, Cristian Grecu, André Ivanov, Res Saleh:
Design of a switch for network on chip applications. ISCAS (5) 2003: 217-220 - [c33]Mama Hamour, Resve A. Saleh, Shahriar Mirabbasi, André Ivanov:
Analog IP design flow for SoC applications. ISCAS (4) 2003: 676-679 - [c32]Partha Pratim Pande, Cristian Grecu, André Ivanov:
High-Throughput Switch-Based Interconnect for Future SoCs. IWSOC 2003: 304-310 - [c31]Baosheng Wang, Josh Yang, André Ivanov:
Reducing Test Time of Embedded SRAMs. MTDT 2003: 47-52 - [c30]Mohsen Nahvi, André Ivanov:
An Embedded Autonomous Scan-Based Results Analyzer (EARA) for SoC Cores. VTS 2003: 293-298 - 2002
- [j25]Sassan Tabatabaei, André Ivanov:
Embedded Timing Analysis: A SoC Infrastructure. IEEE Des. Test Comput. 19(3): 24-36 (2002) - [j24]André Ivanov:
Test Technology Technical Council Newsletter. J. Electron. Test. 18(2): 105-106 (2002) - [j23]André Ivanov:
Test Technology Technical Council Newsletter. J. Electron. Test. 18(3): 257-258 (2002) - [j22]Ashish Syal, Victor Lee, André Ivanov, Josep Altet:
CMOS Differential and Absolute Thermal Sensors. J. Electron. Test. 18(3): 295-304 (2002) - [j21]André Ivanov:
Test Technology Technical Council Newsletter. J. Electron. Test. 18(4-5): 361-362 (2002) - [c29]Bartomeu Alorda, André Ivanov, Jaume Segura:
An Off-Chip Sensor Circuit for On-Line Transient Current Testing. IOLTW 2002: 192 - [c28]Sassan Tabatabaei, André Ivanov:
An Embedded Core for Sub-Picosecond Timing Measurements. ITC 2002: 129-137 - [c27]Mohsen Nahvi, André Ivanov, Resve A. Saleh:
Dedicated Autonomous Scan-Based Testing (DAST) for Embedded Cores. ITC 2002: 1176-1184 - [c26]Zahra Sadat Ebadi, André Ivanov:
Design of an Optimal Test Access Architecture under Power and Place-and-Route Constraints Using GA. LATW 2002: 154-159 - 2001
- [j20]André Ivanov:
Test Technology Newsletter. J. Electron. Test. 17(5): 369-370 (2001) - [j19]André Ivanov, Sumbal Rafiq, Michel Renovell, Florence Azaïs, Yves Bertrand:
On the detectability of CMOS floating gate transistor faults. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(1): 116-128 (2001) - [c25]Zahra Sadat Ebadi, André Ivanov:
Design of an Optimal Test Access Architecture Using a Genetic Algorithm. Asian Test Symposium 2001: 205- - [c24]Mohsen Nahvi, André Ivanov:
A packet switching communication-based test access mechanism for system chips. ETW 2001: 81-86 - [c23]Ashish Syal, Victor Lee, André Ivanov, Josep Altet:
CMOS Differential and Absolute Thermal Sensors. IOLTW 2001: 127- - 2000
- [j18]André Ivanov, Vikram Devdas:
Catastrophic Short and Open Fault Detection in Bipolar CML Circuits: A Case Study. J. Electron. Test. 16(6): 631-634 (2000) - [c22]