Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSBCCI 2011: João Pessoa, Brazil
- Antonio Carlos Cavalcanti, Elmar U. K. Melcher, Jürgen Becker:
24th Symposium on Integrated Circuits and Systems Design, SBCCI '11, João Pessoa, Brazil, August 30 - September 2, 2011. ACM 2011, ISBN 978-1-4503-0828-1
Radio frequency circuits
- Fernando Paixão Cortes, Rafael Schmidt, Laurent Courcelle, Murilo Pilon Pessatti:
Low-frequency passive RFID systems implementation in CMOS technology: design considerations and tradeoffs. 1-4 - Augusto Ronchini Ximenes, Jacobus W. Swart
:
A CMOS continuous variable gain low-noise amplifier(LNA) for WLAN applications. 5-10 - Fabricio G. S. Silva, Robson Nunes de Lima, Samy M. Nascimento, Raimundo Carlos Silvério Freire:
A concurrent dualband distributed impedance-matching network. 11-16 - Wilmar Carvajal Ossa, Wilhelmus A. M. Van Noije:
Time-interleaved pipeline ADC design: a reconfigurable approach supported by optimization. 17-22
Low power analog design
- Jose Lasa, Alfredo Arnaud, Joel Gak, Matías R. Miguez:
On the design of micro power practical GmC filters for biomedical applications. 23-28 - Daniel Pasti Mioni, William Prodanov, Pedro Miguel Luis Aboim, Paulo Augusto Dal Fabbro, Murilo Pilon Pessatti:
An ultra low power low voltage linear PMU for portable applications. 29-34 - Sandro A. P. Haddad, Ivan Nascimento:
A high-speed low-power CMOS comparator using auto-zero offset cancellation technique. 35-38
Analog circuits & design techniques
- Daniel Eduardo Silva Piovani, Márcio Cherem Schneider:
Design of a temperature-compensated voltage reference based on the MOSFET threshold voltage. 39-44 - Ricardo Almeida Araújo da Silva, Ana Isabela Araújo Cunha, Luciana Martinez:
Optimized sizing of analog circuits using the interior-point method for nonconvex nonlinear functions under MATLAB. 45-50 - Flávio Queiroz de Souza, Nobuo Oki:
Bandgap voltage reference with low susceptibility to electromagnetic interference (EMI). 51-54 - Saulo Finco, Wilmar Bueno de Moraes, Cristian O. Hamanaka, Claudionor Pereira Santos, José Carlos da Silva, Ricardo Maltione:
Linear AGC for conditioning applications with adaptive time constant and frequency dependency. 55-60
Verification, validation and testing
- Christoph Roth, Oliver Sander, Jürgen Becker:
Flexible and efficient co-simulation of networked embedded devices. 61-66 - Renato P. Ribas, Yuyang Sun, André Inácio Reis, André Ivanov:
Ring oscillators for functional and delay test of latches and flip-flops. 67-72 - Alexandre M. Amory, Cristiano Lazzari, Marcelo Lubaszewski, Fernando Gehm Moraes:
Early estimation of wire length for dedicated test access mechanisms in networks-on-chip based SoCs. 73-78
Design tools and algorithms
- Matthias Kühnle, André Wagner, Jürgen Becker:
A statistical power estimation methodology embedded in a SystemC code translator. 79-84 - Tiago Oliveira Weber, Wilhelmus A. M. Van Noije:
Analog design synthesis method using simulated annealing and particle swarm optimization. 85-90 - Angelo G. da Luz, Eduardo A. C. da Costa, Marilton S. de Aguiar:
Exploring the use of heuristic-based algorithms for the ordering and partitioning of coefficients for power efficient fir filters realization. 91-96
Physical level design
- Felipe S. Marranghello, Vinícius Dal Bem, André Inácio Reis, Francesc Moll, Renato P. Ribas:
Transistor sizing in lithography-aware regular fabrics. 97-102 - Vinícius Dal Bem, Paulo F. Butzen, Carlos Eduardo Klock, Vinicius Callegaro, André Inácio Reis, Renato P. Ribas:
Area impact analysis of via-configurable regular fabric for digital integrated circuit design. 103-108 - Guilherme Flach, Marcelo O. Johann, Ricardo Reis:
Quadratic placement with single-iteration linear system solver. 109-112
Image and video processing applications
- Jones Yudi Mori, Daniel M. Muñoz Arboleda, Janier Arias-Garcia, Carlos Humberto Llanos Quintero, Jose M. Motta:
FPGA-based image processing for omnidirectional vision on mobile robots. 113-118 - Marcelo Schiavon Porto, Gustavo Sanchez, Diego Noble, Luciano Volcan Agostini, Sergio Bampi:
An efficient ME architecture for high definition videos using the new MPDS algorithm. 119-124 - André Borin Soares, Alexsandro Cristovão Bonatto, Altamiro Amadeu Susin:
Integration issues on the development of an h.264/AVC video decoder SoC for SBTVD set top box. 125-130 - Alba Sandyra Bezerra Lopes, Ivan Saraiva Silva, Luciano Volcan Agostini:
An efficient memory hierarchy for full search motion estimation on high definition digital videos. 131-136 - Ronaldo Husemann, Altamiro Amadeu Susin, Valter Roesler, José Valdeni de Lima:
Efficient hardware solution for practical intra h.264/SVC video encoder implementation. 137-142 - Daniel Palomino, Guilherme Corrêa, Cláudio Machado Diniz, Sergio Bampi, Luciano Volcan Agostini, Altamiro Amadeu Susin:
Algorithm and hardware design of a fast intra-frame mode decision module for h.264/AVC encoders. 143-148
Digital silicon implementations
- Vinicius S. Livramento, Bruno George de Moraes, Brunno Abner Machado, José Luís Almada Güntzel:
An energy-efficient FDCT/IDCT configurable IP core for mobile multimedia platforms. 149-154 - Vinicius Torres dos Reis, Ilan Schnitman Souza:
A 65nm VLSI implementation for the LTE turbo decoder. 155-160
Technologies and techniques for digital & reconfigurable
- José Rodrigo Azambuja, Samuel Pagliarini, Maurício Altieri, Fernanda Lima Kastensmidt, Michael Hübner, Jürgen Becker:
Using dynamic partial reconfiguration to detect sees in microprocessors through non-intrusive hybrid technique. 161-166 - João Navarro Jr., Gustavo Campos Martins:
Design of high speed digital circuits with E-TSPC cell library. 167-172 - Alexander Thomas, Michael Rückauer, Jürgen Becker:
HoneyComb: an application-driven online adaptive reconfigurable hardware architecture. 173-178 - Bruno O. Prado, Edna Barros, Thiago Figueiredo, Andre Aziz:
HdSC: a fast and preemptive modeling for on host HdS development. 179-184
Mapping and security
- Luciano Ost, Marcelo Mandelli, Gabriel Marchesan Almeida, Leandro Soares Indrusiak, Leandro Möller, Manfred Glesner, Gilles Sassatelli, Michel Robert, Fernando Moraes:
Exploring dynamic mapping impact on NoC-based MPSoCs performance using a model-based framework. 185-190 - Marcelo Mandelli, Alexandre M. Amory, Luciano Ost, Fernando Gehm Moraes:
Multi-task dynamic mapping onto NoC-based MPSoCs. 191-196 - Johanna Sepúlveda, Guy Gogniat, Ricardo Pires, Jiang Chau Wang, Marius Strum:
Dynamic NoC-based architecture for MPSoC security implementation. 197-202
Energy consumption and memory hierachy
- Thiago R. da Rosa, Guilherme Montez Guindani, Douglas de O. Cardoso, Ney Laert Vilar Calazans, Fernando Gehm Moraes:
A self-adaptable distributed DFS scheme for NoC-based MPSoCs. 203-208 - Anelise Kologeski, Caroline Concatto, Fernanda Lima Kastensmidt, Luigi Carro:
AdNoC case-study for Mpeg4 benchmark: improving performance and saving energy with an adaptive NoC. 209-214 - Tales Marchesan Chaves, Everton Alceu Carara, Fernando Gehm Moraes:
Energy-efficient cache coherence protocol for NoC-based MPSoCs. 215-220 - Daniel P. Volpato, Alexandre Keunecke Ignácio Mendonça, José Luís Almada Güntzel, Luiz Cláudio Villar dos Santos:
Cache-tuning-aware scratchpad allocation from binaries. 221-226
Tutorials
- Raymond Quéré:
Key issues for the design of high power RF amplifiers. 227 - Purushothaman Srinivasan:
Noise and reliability in advanced CMOS devices for low power applications. 228 - Claudius Feger:
Packaging issues for 22nm and beyond. 229
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-06-29 00:45 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
