![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
IEEE Transactions on Circuits and Systems - Part I: Regular Papers, Volume 57-I
Volume 57-I, Number 1, January 2010
- Wouter A. Serdijn:
Incoming Editorial. 1-3 - Krishnendu Chakrabarty:
Design Automation and Test Solutions for Digital Microfluidic Biochips. 4-17 - Jaewook Kim, Tae-Kwang Jang
, Young-Gyu Yoon, SeongHwan Cho:
Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter. 18-30 - David Marche, Yvon Savaria:
Modeling R-2R Segmented-Ladder DACs. 31-43 - Chin-Cheng Kuo, Chien-Nan Jimmy Liu:
Fast and Accurate Analysis of Supply Noise Effects in PLL With Noise Interactions. 44-52 - Dimitrios N. Loizos, Paul-Peter Sotiriadis
, Gert Cauwenberghs
:
A SiGe BiCMOS Eight-Channel Multidithering Sub-Microsecond Adaptive Controller. 53-63 - Fakhrul Zaman Rokhani
, Gerald E. Sobelman:
Bus Energy Consumption for Multilevel Signals. 64-71 - Manthena Vamshi Krishna, Manh Anh Do, Kiat Seng Yeo
, Chirn Chye Boon
, Wei Meng Lim:
Design and Analysis of Ultra Low Power True Single Phase Clock CMOS 2/3 Prescaler. 72-82 - Anh-Tuan Do, Zhi-Hui Kong, Kiat Seng Yeo
:
Criterion to Evaluate Input-Offset Voltage of a Latch-Type Sense Amplifier. 83-92 - Vasudha Gupta, Mohab Anis:
Statistical Design of the 6T SRAM Bit Cell. 93-104 - Daesun Oh, Keshab K. Parhi
:
Min-Sum Decoder Architectures With Reduced Word Length for LDPC Codes. 105-115 - Chuan Zhang, Zhongfeng Wang, Jin Sha, Li Li, Jun Lin:
Flexible LDPC Decoder Design for Multigigabit-per-Second Applications. 116-124 - Dan Bao, Bo Xiang, Rui Shen, An Pan, Yun Chen, Xiaoyang Zeng:
Programmable Architecture for Flexi-Mode QC-LDPC Decoder Supporting Wireless LAN/MAN Applications and Beyond. 125-138 - Robert Bregovic
, Ya Jun Yu, Ari Viholainen, Yong Ching Lim:
Implementation of Linear-Phase FIR Nearly Perfect Reconstruction Cosine-Modulated Filterbanks Utilizing the Coefficient Symmetry. 139-151 - Alan N. Willson Jr.:
Desensitized Half-Band Filters. 152-167 - Chandrasekhar Radhakrishnan, William Kenneth Jenkins:
Fault Tolerance in Transform-Domain Adaptive Filters Operating With Real-Valued Signals. 166-178 - Saeid Daneshgar, Oscar De Feo, Michael Peter Kennedy
:
Observations Concerning the Locking Range in a Complementary Differential LC Injection-Locked Frequency Divider - Part I: Qualitative Analysis. 179-188 - Lin He, Yong Ping Xu, Moorthi Palaniapan:
A State-Space Phase-Noise Model for Nonlinear MEMS Oscillators Employing Automatic Amplitude Control. 189-199 - Kamyar Mehran, Damian Giaouris, Bashar Zahawi
:
Stability Analysis and Control of Nonlinear Phenomena in Boost Converters Using Model-Based Takagi-Sugeno Fuzzy Approach. 200-212 - Zhongkui Li, Zhisheng Duan, Guanrong Chen, Lin Huang:
Consensus of Multiagent Systems and Synchronization of Complex Networks: A Unified Viewpoint. 213-224 - Ahmed Youssef, Zhen Yang, Mohab Anis, Shawki Areibi, Anthony Vannelli, Mohamed I. Elmasry:
A Power-Efficient Multipin ILP-Based Routing Technique. 225-235 - Xiaoji Ye, Peng Li, Frank Ying Liu:
Exact Time-Domain Second-Order Adjoint-Sensitivity Computation for Linear Circuit Analysis and Optimization. 236-248 - Giulio Antonini
, Daniele Frigioni
, Giuseppe Miscione:
Hybrid Formulation of the Equation Systems of the 3-D PEEC Model Based on Graph Algorithms. 249-261 - Khaldoon Abugharbieh
, Shoba Krishnan, Jitendra Mohan, Varadarajan Devnath, Ivan Duzevik:
An Ultralow-Power 10-Gbits/s LVDS Output Driver. 262-269 - Masum Hossain, Anthony Chan Carusone:
Multi-Gb/s Bit-by-Bit Receiver Architectures for 1-D Partial-Response Channels. 270-279 - Ling Su, Dongsheng Ma, A. Paul Brokaw:
Design and Analysis of Monolithic Step-Down SC Power Converter With Subthreshold DPWM Control for Self-Powered Wireless Sensors. 280-290 - Carsten Wallenhauer, Bernhard Gottlieb, Roland Zeichfusl, Andreas Kappel:
Efficiency-Improved High-Voltage Analog Power Amplifier for Driving Piezoelectric Actuators. 291-298 - Seshadri Sivakumar, Abdullah Eroglu:
Analysis of Class-E Based RF Power Amplifiers Using Harmonic Modeling. 299-311 - Martin J. Gander, Mohammad Al-Khaleel, Albert E. Ruehli:
Corrections to Optimized Waveform Relaxation Methods for Longitudinal Partitioning of Transmission Lines [Aug 09 1732-1743]. 312
Volume 57-I, Number 2, February 2010
- Nevena Rakuljic, Ian Galton:
Tree-Structured DEM DACs with Arbitrary Numbers of Levels. 313-322 - Jean-Michel Redoute
, Michiel Steyaert
:
EMI-Resistant CMOS Differential Input Stages. 323-331 - Saeed Chehrazi, Ahmad Mirzaei, Asad A. Abidi:
Noise in Current-Commutating Passive FET Mixers. 332-344 - Jangheon Kim, Changjoon Park, Junghwan Moon, Bumman Kim:
Analysis of Adaptive Digital Feedback Linearization Techniques. 345-354 - Massimo Alioto, Luca Giancane
, Giuseppe Scotti
, Alessandro Trifiletti:
Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic Circuits. 355-367 - Jong-Jy Shyu, Soo-Chang Pei, Cheng-Han Chan, Yun-Da Huang, Shih-Hsin Lin:
A New Criterion for the Design of Variable Fractional-Delay FIR Digital Filters. 368-377 - Aimin Jiang
, Hon Keung Kwan
:
Minimax Design of IIR Digital Filters Using SDP Relaxation Technique. 378-390 - Soo-Chang Pei, Peng-Hua Wang, Chia-Huei Lin:
Design of Fractional Delay Filter, Differintegrator, Fractional Hilbert Transformer, and Differentiator in Time Domain With Peano Kernel. 391-404 - Faqiang Wang
, Hao Zhang
, Xikui Ma:
Analysis of Slow-Scale Instability in Boost PFC Converter Using the Method of Harmonic Balance and Floquet Theory. 405-414 - Vanessa Moreno-Font
, Abdelali El Aroudi, Javier Calvente
, Roberto Giral
, Luis Benadero
:
Dynamics and Stability Issues of a Single-Inductor Dual-Switching DC-DC Converter. 415-426 - Angelo Brambilla
, Giambattista Gruosso
, Massimo Redaelli, Giancarlo Storti Gajani, Daniele D. Caviglia
:
Improved Small-Signal Analysis for Circuits Working in Periodic Steady State. 427-437 - Barbara Cannas, Alessandra Fanni
, Augusto Montisci
:
Algebraic Approach to Ambiguity-Group Determination in Nonlinear Analog Circuits. 438-447 - Francisco J. Escribano
, Luis López, Miguel A. F. Sanjuán
:
Improving the Performance of Chaos-Based Modulations Via Serial Concatenation. 448-459 - Chua-Chin Wang, Gang-Neng Sung, Po-Cheng Chen, Chin-Long Wey:
A Transceiver Front End for Electronic Control Units in FlexRay-Based Automotive Communication Systems. 460-470 - Herbert De Pauw
, Vincent De Gezelle, Jan Doutreloigne, André Van Calster, Edmond Op de Beeck, Rens Van Bolderik, Jurgen Content:
Development of the Area-Reducing Active "Coil-Enhancement" Principle, Practiced Onto an ADSL-POTS Splitter. 471-480 - Anuranjan Jha, Frank Zhang, Tien-Ling Hsieh, Ranjit Gharpurey, Peter R. Kinget:
A Discrete-Time Digital-IF Interference-Robust Ultrawideband Pulse Radio Transceiver Architecture. 481-494 - André van Bezooijen, Maurice A. de Jongh, Freek van Straten, Reza Mahmoudi, Arthur H. M. van Roermund:
Adaptive Impedance-Matching Techniques for Controlling L Networks. 495-505 - Chia-Hsiang Lin, Chun-Yu Hsieh, Ke-Horng Chen
:
A Li-Ion Battery Charger With Smooth Control Circuit and Built-In Resistance Compensator for Achieving Stable and Fast Charging. 506-517 - Wei Shu, Joseph Sylvester Chang:
IMD of Closed-Loop Filterless Class D Amplifiers. 518-527
Volume 57-I, Number 3, March 2010
- Marcel J. van der Horst, André C. Linnenbank, Wouter A. Serdijn, John R. Long:
Systematic Design of a Transimpedance Amplifier With Specified Electromagnetic Out-of-Band Interference Behavior. 530-538 - Young-Suk Son, Yong-Joon Jeon, Jinyong Jeon, Gyu-Hyeong Cho:
Transient Charge Feedforward Driver for High-Speed Current-Mode Data Driving in Active-Matrix OLED Displays. 539-547 - Marco Zanuso, Paolo Madoglio, Salvatore Levantino
, Carlo Samori
, Andrea L. Lacaita
:
Time-to-Digital Converter for Frequency Synthesis Based on a Digital Bang-Bang DLL. 548-555 - Chenling Huang, Nizar Lajnef, Shantanu Chakrabartty:
Calibration and Characterization of Self-Powered Floating-Gate Usage Monitor With Single Electron per Second Operational Limit. 556-567 - Shiann-Rong Kuang, Jiun-Ping Wang:
Design of Power-Efficient Configurable Booth Multiplier. 568-580 - Xinmiao Zhang, Jiangli Zhu:
High-Throughput Interpolation Architecture for Algebraic Soft-Decision Reed-Solomon Decoding. 581-591 - Pramod Kumar Meher:
New Approach to Look-Up-Table Design and Memory-Based Realization of FIR Digital Filter. 592-603 - Amit Gore, Shantanu Chakrabartty:
A Min-Max Optimization Framework for Designing SigmaDelta Learners: Theory and Hardware. 604-617 - Andrea Pugliese, Francesco A. Amoroso, Gregorio Cappuccino
, Giuseppe Cocorullo
:
Analysis of the Impact of High-Order Integrator Dynamics on SC Sigma-Delta Modulator Performances. 618-630 - Won Namgoong:
Observer-Controller Digital PLL. 631-641 - Ahmad Mirzaei, Asad A. Abidi:
The Spectrum of a Noisy Free-Running Oscillator Explained by Random Frequency Pulling. 642-653 - Paolo Maffezzoni:
Synchronization Analysis of Two Weakly Coupled Oscillators Through a PPV Macromodel. 654-663 - Wai Yie Leong
, Danilo P. Mandic:
Noisy Component Extraction (NoiCE). 664-671 - Qiang Song, Jinde Cao:
On Pinning Synchronization of Directed and Undirected Complex Dynamical Networks. 672-680 - Zhen Cao, Brian Foo, Lei He, Mihaela van der Schaar:
Optimality and Improvement of Dynamic Voltage Scaling Algorithms for Multimedia Applications. 681-690 - Dabo Xu, Jie Huang:
Robust Adaptive Control of a Class of Nonlinear Systems and Its Applications. 691-702 - Feng Wan, Wei-Ping Zhu
, M. N. S. Swamy:
Semi-Blind Most Significant Tap Detection for Sparse Channel Estimation of OFDM Systems. 703-713 - Nicolas Pillin, Norbert Joehl, Catherine Dehollain, Michel J. Declercq:
Wireless Voltage Regulation for Passive Transponders Using an IF to Communicate. 714-724 - Ockgoo Lee, Kyu Hwan An, Hyungwook Kim, Dong Ho Lee, Jeonghu Han, Ki Seok Yang, Chang-Ho Lee, Haksun Kim, Joy Laskar:
Analysis and Design of Fully Integrated High-Power Parallel-Circuit Class-E CMOS Power Amplifiers. 725-734
Volume 57-I, Number 4, April 2010
- Aleksandar Tasic, Wouter A. Serdijn, John R. Long:
Spectral Analysis of Phase Noise in Bipolar LC-Oscillators - Theory, Verification, and Design. 737-751 - You Zheng, Carlos E. Saavedra
:
Full 360circ Vector-Sum Phase-Shifter for Microwave System Applications. 752-758 - Apisak Worapishet, Ittipat Roopkom, Wanlop Surakampontorn:
Theory and Bandwidth Enhancement of Cascaded Double-Stage Distributed Amplifiers. 759-772 - Ali Meaamar, Chirn Chye Boon
, Kiat Seng Yeo
, Manh Anh Do:
A Wideband Low Power Low-Noise Amplifier in CMOS Technology. 773-782 - Amit Gore, Amin Fazel, Shantanu Chakrabartty:
Far-Field Acoustic Source Localization and Bearing Estimation Using SigmaDelta Learners. 783-792 - Chung-Ting Lu, Hsieh-Hung Hsieh, Liang-Hung Lu:
A Low-Power Quadrature VCO and Its Application to a 0.6-V 2.4-GHz PLL. 793-802 - Pei-Yin Chen
, Li-Yuan Chang, Tsang-Yi Wang:
A Low-Cost VLSI Architecture for Fault-Tolerant Fusion Center in Wireless Sensor Networks. 803-813 - Sanghyeon Baeg, Shi-Jie Wen, Richard Wong:
Minimizing Soft Errors in TCAM Devices: A Probabilistic Approach to Determining Scrubbing Intervals. 814-822 - Amir Sabbagh Molahosseini
, Keivan Navi, Chitra Dadkhah
, Omid Kavehei
, Somayeh Timarchi:
Efficient Reverse Converter Designs for the New 4-Moduli Sets 2n -1, 2n, 2n +1, 22n + 1-1 and 2n -1, 2n +1, 22n, 22n +1 Based on New CRTs. 823-835 - Zhengang Chen, Tyler L. Brandon, Duncan G. Elliott
, Stephen Bates, Witold A. Krzymien, Bruce F. Cockburn:
Jointly Designed Architecture-Aware LDPC Convolutional Codes and High-Throughput Parallel Encoders/Decoders. 836-849 - Hamid Reza Mahdiani
, Ali Ahmadi, Sied Mehdi Fakhraie, Caro Lucas:
Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications. 850-862 - Ashkan Ashrafi
, Reza R. Adhami, Aleksandar Milenkovic
:
A Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method. 863-872 - Kai-Ting Shr, Hong-Du Chen, Yuan-Hao Huang:
A Low-Complexity Viterbi Decoder for Space-Time Trellis Codes. 873-885 - Ying-Ren Chien
, Wei-Lung Mao, Hen-Wai Tsao
:
Design of a Robust Multi-Channel Timing Recovery System With Imperfect Channel State Information for 10GBASE-T. 886-896 - Tian-Bo Deng:
Hybrid Structures for Low-Complexity Variable Fractional-Delay FIR Filters. 897-910 - Longyu Jiang, Huazhong Shu, Jiasong Wu
, Lu Wang, Lotfi Senhadji
:
A Novel Split-Radix Fast Algorithm for 2-D Discrete Hartley Transform. 911-924 - Hsiao-Yun Chen, Meng-Lin Ku, Shyh-Jye Jou, Chia-Chi Huang:
A Robust Channel Estimator for High-Mobility STBC-OFDM Systems. 925-936 - Gustavo Revel, Andrés E. Leon
, Diego M. Alonso
, Jorge L. Moiola
:
Bifurcation Analysis on a Multimachine Power System Model. 937-949
Volume 57-I, Number 5, May 2010
- Chua-Chin Wang, Felix Lustenberger, Yehia Massoud, Wouter A. Serdijn:
Guest Editorial Special Issue on ISCAS 2009. 953-955 - Sergio Callegari
, Fabio Pareschi
, Gianluca Setti, Mani Soma:
Complex Oscillation-Based Test and Its Application to Analog Filters. 956-969 - Ka-Fai Un, Pui-In Mak
, Rui Paulo Martins:
Analysis and Design of Open-Loop Multiphase Local-Oscillator Generator for Wireless Applications. 970-981 - Mariya Kurchuk, Yannis P. Tsividis:
Signal-Dependent Variable-Resolution Clockless A/D Conversion With Application to Continuous-Time Digital Signal Processing. 982-991 - Marco Berkhout, Lutsen Dooper:
Class-D Audio Amplifiers in Mobile Applications. 992-1002 - Willem H. Groeneweg, Bernard Pilloud, Filippo Neri, Guido Notermans, Marco Balucani
, Markus Helfenstein:
A Class-AB/D Audio Power Amplifier for Mobile Applications Integrated Into a 2.5G/3G Baseband Processor. 1003-1016 - Chenchang Zhan, Wing-Hung Ki
:
Output-Capacitor-Free Adaptively Biased Low-Dropout Regulator for System-on-Chips. 1017-1028 - Ritu Raj Singh, Derek Ho
, Alireza Nilchi, P. Glenn Gulak, Patrick Yau, Roman Genov:
A CMOS/Thin-Film Fluorescence Contact Imaging Microsystem for DNA Analysis. 1029-1038 - Wen-Yi Chen, Ming-Dou Ker:
Circuit and Layout Co-Design for ESD Protection in Bipolar-CMOS-DMOS (BCD) High-Voltage Process. 1039-1047 - Tinoosh Mohsenin, Dean Nguyen Truong, Bevan M. Baas:
A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders. 1048-1061 - Tong Boon Tang
, Alan F. Murray, Scott Roy:
Methodology of Statistical RTS Noise Analysis With Charge-Carrier Trapping Models. 1062-1070 - Jun Lin, Jin Sha, Zhongfeng Wang, Li Li:
Efficient Decoder Design for Nonbinary Quasicyclic LDPC Codes. 1071-1082 - Junho Cho, Jonghong Kim, Wonyong Sung:
VLSI Implementation of a High-Throughput Soft-Bit-Flipping Decoder for Geometric LDPC Codes. 1083-1094 - Robert Chen-Hao Chang
, Chih-Hung Lin, Kuang-Hao Lin, Alex Chien-Lin Huang, Feng-Chi Chen:
Iterative QR Decomposition Architecture Using the Modified Gram-Schmidt Algorithm for MIMO Systems. 1095-1102
Volume 57-I, Number 6, June 2010
- Ali Hajimiri
:
Generalized Time- and Transfer-Constant Circuit Analysis. 1105-1121 - Kwang-Chan Lee, Chang-Seok Chae, Jinyong Jeon, Kang-Ho Lee, Gyu-Hyeong Cho:
A High-Performance Fast Switching Charge Dump Assisted Class-Kast Audio Amplifier. 1122-1133 - Poki Chen, Po-Yu Chen, Juan-Shan Lai, Yi-Jin Chen:
FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range. 1134-1142 - Jun Chen, Tadashi Shibata:
A Neuron-MOS-Based VLSI Implementation of Pulse-Coupled Neural Networks for Image Feature Generation. 1143-1153 - Viktor Gruev, Zheng Yang, Jan Van der Spiegel, Ralph Etienne-Cummings:
Current Mode Image Sensor With Two Transistors per Pixel. 1154-1165 - Esa Korhonen, Carsten Wegener, Juha Kostamovaara:
Combining the Standard Histogram Method and a Stimulus Identification Algorithm for A/D Converter INL Testing With a Low-Quality Sine Wave Stimulus. 1166-1174 - Aleksandar Tasic, Wouter A. Serdijn, John R. Long:
Resonant-Inductive Degeneration for Manifold Improvement of Phase Noise in Bipolar LC-Oscillators. 1175-1186 - David Murphy, Jacob J. Rael, Asad A. Abidi:
Phase Noise in LC Oscillators: A Phasor-Based Analysis of a General Result and of Loaded Q. 1187-1203 - Didac Gómez, Milosz Sroka, Jose-Luis Gonzalez Jimenez
:
Process and Temperature Compensation for RF Low-Noise Amplifiers and Mixers. 1204-1211 - Marco Cavallaro, Tino Copani, Giuseppe Palmisano:
A Gaussian Pulse Generator for Millimeter-Wave Applications. 1212-1220 - Pin-En Su, Sudhakar Pamarti
:
Mismatch Shaping Techniques to Linearize Charge Pump Errors in Fractional-N PLLs. 1221-1230 - Gautham Krishnamurthy, Kevin G. Gard:
Time Division Multiplexing Front-Ends for Multiantenna Integrated Wireless Receivers. 1231-1243 - Ray Nguyen, Boris Murmann
:
The Design of Fast-Settling Three-Stage Amplifiers Using the Open-Loop Damping Factor as a Design Parameter. 1244-1254 - Francesco Centurelli
, Pietro Monsurrò
, Alessandro Trifiletti:
Behavioral Modeling for Calibration of Pipeline Analog-To-Digital Converters. 1255-1264 - Massimo Alioto, Elio Consoli, Gaetano Palumbo:
Flip-Flop Energy/Performance Versus Clock Slope and Impact on the Clock Network Design. 1273-1286 - S. M. Yasser Sherazi, Shahzad Asif, Erik Backenius, Mark Vesterbacka:
Reduction of Substrate Noise in Sub Clock Frequency Range. 1287-1297 - Hassan Mostafa
, Mohab Anis, Mohamed I. Elmasry:
A Design-Oriented Soft Error Rate Variation Model Accounting for Both Die-to-Die and Within-Die Variations in Submicrometer CMOS SRAM Cells. 1298-1311 - Nicola Petra
, Davide De Caro
, Valeria Garofalo, Ettore Napoli, Antonio G. M. Strollo
:
Truncated Binary Multipliers With Variable Correction and Minimum Mean Square Error. 1312-1325 - Aimin Jiang
, Hon Keung Kwan
:
Minimax Design of IIR Digital Filters Using Iterative SOCP. 1326-1337 - Yuzhe Liu, Peter H. Bauer:
Fundamental Properties of Non-Negative Impulse Response Filters. 1338-1347 - Chung-Yu Wu, Sheng-Hao Chen, Yu Wu:
Design and Analysis of a CMOS Ratio-Memory Cellular Nonlinear Network (RMCNN) Requiring No Elapsed Time. 1348-1357 - Corneliu A. Marinov, Ruxandra-Liana Costea:
Time-Oriented Synthesis for a WTA Continuous-Time Neural Network Affected by Capacitive Cross-Coupling. 1358-1370 - Bin Zhou, Guang-Ren Duan, Zongli Lin:
Global Stabilization of the Double Integrator System With Saturation and Delay in the Input. 1371-1383 - Chao-Hsuan Liu, Chun-Yu Hsieh, Yu-Chiao Hsieh, Ting-Jung Tai, Ke-Horng Chen
:
SAR-Controlled Adaptive Off-Time Technique Without Sensing Resistor for Achieving High Efficiency and Accuracy LED Lighting System. 1384-1394 - Pieter Rombouts
, Jeroen De Maeyer, Ludo Weyten
:
Comments on "Performance Analysis of a Hybrid Incremental and Cyclic A/D Conversion Principle". 1395 - Luca Rossi, Steve Tanner, Pierre-André Farine:
Reply to "Comments on 'Performance Analysis of a Hybrid Incremental and Cyclic A/D Conversion Principle'". 1396
Volume 57-I, Number 7, July 2010
- Shoji Makino
, Andrzej Cichocki
, Wei Xing Zheng, Aurelio Uncini
:
Guest Editorial Special Section on Blind Signal Processing and Its Applications. 1401-1403 - Soroush Javidi, Danilo P. Mandic, Andrzej Cichocki
:
Complex Blind Source Extraction From Noisy Mixtures Using Second-Order Statistics. 1404-1416 - Xi-Lin Li, Tülay Adali:
Complex Independent Component Analysis by Entropy Bound Minimization. 1417-1430 - Taesu Kim:
Real-Time Independent Vector Analysis for Convolutive Blind Source Separation. 1431-1438 - Reinhard Schachtner, Gerhard Pöppel, Elmar Wolfgang Lang:
A Nonnegative Blind Source Separation Model for Binary Test Data. 1439-1448 - Kiyotaka Kohno, Mitsuru Kawamoto
, Yujiro Inouye:
A Matrix Pseudoinversion Lemma and Its Application to Block-Based Adaptive Blind Deconvolution for MIMO Systems. 1449-1462 - Fabian J. Theis
:
Colored Subspace Analysis: Dimension Reduction Based on a Signal's Autocorrelation Structure. 1463-1474 - Miloje S. Radenkovic, Tamal Bose, Barathram Ramkumar:
Blind Adaptive Equalization of MIMO Systems: New Recursive Algorithms and Convergence Analysis. 1475-1488 - Gang Wang, Chunguang Li, Le Dong:
Noise Estimation Using Mean Square Cross Prediction Error for Speech Enhancement. 1489-1499 - Pascal Witte
, Maurits Ortmanns:
Background DAC Error Estimation Using a Pseudo Random Noise Based Correlation Technique for Sigma-Delta Analog-to-Digital Converters. 1500-1512 - Kyunghee Kang, Tadashi Shibata:
An On-Chip-Trainable Gaussian-Kernel Analog Support Vector Machine. 1513-1524 - Trevor C. Caldwell, David A. Johns:
Incremental Data Converters at Low Oversampling Ratios. 1525-1537 - Tadashi Maeda, Takashi Tokairin:
Analytical Expression of Quantization Noise in Time-to-Digital Converter Based on the Fourier Series Analysis. 1538-1548 - Lambros Dermentzoglou, Angela Arapoyanni, Yiorgos Tsiatouhas:
A Built-In-Test Circuit for RF Differential Low Noise Amplifiers. 1549-1558 - Qianli Mu, Jeffrey O. Coleman, Dan P. Scholnik, Zoya Popovic:
Circuit Approaches to Nonlinear-ISI Mitigation in Noise-Shaped Bandpass D/A Conversion. 1559-1572 - Jaewook Shin, Hyunchol Shin:
A Fast and High-Precision VCO Frequency Calibration Technique for Wideband Delta Sigma Fractional-N Frequency Synthesizers. 1573-1582 - Massimo Alioto, Elio Consoli, Gaetano Palumbo:
General Strategies to Design Nanometer Flip-Flops in the Energy-Delay Space. 1583-1596 - Massimo Alioto:
Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis. 1597-1607 - Hyunbean Yi, Sungju Park, Sandip Kundu:
On-Chip Support for NoC-Based SoC Debugging. 1608-1617 - Chip-Hong Chang
, Aijiao Cui:
Synthesis-for-Testability Watermarking for Field Authentication of VLSI Intellectual Property. 1618-1630 - Michael N. Skoufis, Kedar Karmarkar, Spyros Tragoudas, Themistoklis Haniotakis:
A Data Capturing Method for Buses on Chip. 1631-1641 - Chua-Chin Wang, Chia-Hao Hsu, Yi-Cheng Liu:
A 1/2 times hbox VDD to 3 times hbox VDD Bidirectional I/O Buffer With a Dynamic Gate Bias Generator. 1642-1653 - Francisco J. Jaime
, Miguel A. Sanchez, Javier Hormigo
, Julio Villalba
, Emilio L. Zapata:
Enhanced Scaling-Free CORDIC. 1654-1662 - Michel T. Ivrlac, Josef A. Nossek
:
Toward a Circuit Theory of Communication. 1663-1683 - Yu-Ting Kuo, Tay-Jyi Lin, Yueh-Tai Li, Chih-Wei Liu:
Design and Implementation of Low-Power ANSI S1.11 Filter Bank for Digital Hearing Aids. 1684-1696 - Jong-Jy Shyu, Soo-Chang Pei, Yun-Da Huang:
3-D FIR Cone-Shaped Filter Design by a Nest of McClellan Transformations and Its Variable Design. 1697-1707 - Chien-Cheng Tseng, Su-Ling Lee:
Design of Fractional Order Digital Differentiator Using Radial Basis Function. 1708-1718 - David Guindon, Dale J. Shpak, Andreas Antoniou:
Design Methodology for Nearly Linear-Phase Recursive Digital Filters by Constrained Optimization. 1719-1731 - Jon Pierre Fortney:
Dirac Structures in Pseudo-Gradient Systems With an Emphasis on Electrical Networks. 1732-1745 - Jaeha Kim, Kevin D. Jones
, Mark A. Horowitz:
Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch. 1746-1755 - Tae-Hwan Kim, In-Cheol Park
:
High-Throughput and Area-Efficient MIMO Symbol Detection Based on Modified Dijkstra's Search. 1756-1766 - Tero Ihalainen, Ari Viholainen, Tobias Hidalgo Stitz, Markku Renfors
:
Generation of Filter Bank-Based Multicarrier Waveform Using Partial Synthesis and Time Domain Interpolation. 1767-1778 - Jung-Mao Lin, Hsin-Yi Yu, Yu-Jen Wu, Hsi-Pin Ma:
A Power Efficient Baseband Engine for Multiuser Mobile MIMO-OFDMA Communications. 1779-1792 - Santanu Kapat, Soumitro Banerjee
, Amit Patra:
Discontinuous Map Analysis of a DC-DC Converter Governed by Pulse Skipping Modulation. 1793-1801 - Arseny Dolgov, Regan Zane, Zoya Popovic:
Power Management System for Online Low Power RF Energy Harvesting Optimization. 1802-1811 - Andrea Pugliese, Francesco A. Amoroso, Gregorio Cappuccino
, Giuseppe Cocorullo
:
Corrections to "Settling Time Optimization for Three-Stage CMOS Amplifier Topologies" [Dec 09 2569-2582]. 1812-1813
Volume 57-I, Number 8, August 2010
- Ying Chen, Koen Mouthaan
, Fujiang Lin:
Design of Ka-Band Colpitts Oscillators Using a Parasitic Cancellation Technique. 1817-1828 - Ying-Zu Lin, Soon-Jyh Chang, Yen-Ting Liu, Chun-Cheng Liu, Guan-Ying Huang:
An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count. 1829-1837 - Mesut Meterelliyoz, Peilin Song, Franco Stellari, Jaydeep P. Kulkarni, Kaushik Roy:
Characterization of Random Process Variations Using Ultralow-Power, High-Sensitivity, Bias-Free Sub-Threshold Process Sensor. 1838-1847 - Eduard Säckinger:
The Transimpedance Limit. 1848-1856 - Yuriy V. Pershin, Massimiliano Di Ventra:
Practical Approach to Programmable Analog Circuits With Memristors. 1857-1864 - Elena Blokhina
, Joan Pons, Jordi Ricart, Orla Feely, Manuel Domínguez Pumar
:
Control of MEMS Vibration Modes With Pulsed Digital Oscillators: Part I - Theory. 1865-1878 - Jordi Ricart, Joan Pons-Nin, Elena Blokhina
, Sergi Gorreta, Jorge Hernando
, Tomas Manzaneque, Jose Luis Sanchez-Rojas
, Orla Feely, Manuel Domínguez Pumar
:
Control of MEMS Vibration Modes With Pulsed Digital Oscillators - Part II: Simulation and Experimental Results. 1879-1890 - Ioannis L. Syllaios, Poras T. Balsara, Robert Bogdan Staszewski
:
Recombination of Envelope and Phase Paths in Wideband Polar Transmitters. 1891-1904 - Kaveh Hosseini, Michael Peter Kennedy
, Stephen H. Lewis, Bernard C. Levy
:
Prediction of the Spectrum of a Digital Delta-Sigma Modulator Followed by a Polynomial Nonlinearity. 1905-1913 - Frank Herzel, Sabbir A. Osmany, Christoph Scheytt:
Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-N PLLs. 1914-1924 - Shanthi Pavan:
Efficient Simulation of Weak Nonlinearities in Continuous-Time Oversampling Converters. 1925-1934 - Paul P. Sotiriadis
:
Theory of Flying-Adder Frequency Synthesizers - Part I: Modeling, Signals' Periods and Output Average Frequency. 1935-1948 - Paul P. Sotiriadis
:
Theory of Flying-Adder Frequency Synthesizers - Part II: Time- and Frequency-Domain Properties of the Output Signal. 1949-1963 - Joohwa Kim, James F. Buckwalter:
Bandwidth Enhancement With Low Group-Delay Variation for a 40-Gb/s Transimpedance Amplifier. 1964-1972 - Urs Denier:
Analysis and Design of an Ultralow-Power CMOS Relaxation Oscillator. 1973-1982 - Antonino M. Sommariva:
Available Energy and Passivity of First-Order LLTI One-Ports. 1983-1992 - Hongrui Wang, Li Zhang, Zhiping Yu:
A Wideband Inductorless LNA With Local Feedback and Noise Cancelling for Low-Power Low-Voltage Applications. 1993-2005 - Mohammad Farazian, Prasad S. Gudem, Lawrence E. Larson:
Stability and Operation of Injection-Locked Regenerative Frequency Dividers. 2006-2019 - Syed Rafay Hasan, Normand Bélanger, Yvon Savaria, M. Omair Ahmad:
Crosstalk Glitch Propagation Modeling for Asynchronous Interfaces in Globally Asynchronous Locally Synchronous Systems. 2020-2031 - Pedro Reviriego
, Juan Antonio Maestro
, Shih-Fu Liu
:
Efficient Soft Error-Tolerant Adaptive Equalizers. 2032-2040 - Osman Musa Abdulkarim, Maitham Shams:
An Efficient Delay Model for MOS Current-Mode Logic Automated Design and Optimization. 2041-2052 - Hailong Jiao, Volkan Kursun
:
Ground-Bouncing-Noise-Aware Combinational MTCMOS Circuits. 2053-2065 - Ilham Hassoune, Denis Flandre
, Ian O'Connor
, Jean-Didier Legat:
ULPFA: A New Efficient Design of a Power-Aware Full Adder. 2066-2074 - Tian-Bo Deng:
Minimax Design of Low-Complexity Allpass Variable Fractional-Delay Digital Filters. 2075-2086 - Chien-Cheng Tseng, Su-Ling Lee:
Design of Wideband Fractional Delay Filters Using Derivative Sampling Method. 2087-2098 - Mehdi Alimadadi, Samad Sheikhaei, Guy Lemieux, Shahriar Mirabbasi, William G. Dunford, Patrick R. Palmer
:
A 4 GHz Non-Resonant Clock Driver With Inductor-Assisted Energy Return to Power Grid. 2099-2108 - M. Zulfiquar A. Bhotto, Andreas Antoniou:
Improved Quasi-Newton Adaptive-Filtering Algorithm. 2109-2118 - Young-kyu Choi
, Kisun You, Jungwook Choi, Wonyong Sung:
A Real-Time FPGA-Based 20 000-Word Speech Recognizer With Optimized DRAM Access. 2119-2131 - Pietro De Lellis
, Mario di Bernardo
, Franco Garofalo, Maurizio Porfiri:
Evolution of Complex Networks via Edge Snapping. 2132-2143 - Zhenkun Huang
, Qiankun Song, Chunhua Feng:
Multistability in Networks With Self-Excitation and High-Order Synaptic Connectivity. 2144-2155 - Su-Yung Tsai, Chi-Hsu Wang, Chung-Yu Wu:
Stability Analysis of Autonomous Ratio-Memory Cellular Nonlinear Networks for Pattern Recognition. 2156-2167 - Sho Hashimoto, Hiroyuki Torikai:
A Novel Hybrid Spiking Neuron: Bifurcations, Responses, and On-Chip Learning. 2168-2181 - Zhi-Hong Guan, Zhi-Wei Liu
, Gang Feng
, Yan-Wu Wang:
Synchronization of Complex Dynamical Networks With Time-Varying Delays Via Impulsive Distributed Control. 2182-2195 - Jingcheng Zhuang, Khurram Waheed, Robert Bogdan Staszewski
:
A Technique to Reduce Phase/Frequency Modulation Bandwidth in a Polar RF Transmitter. 2196-2207 - Feng Wan, Wei-Ping Zhu
, M. N. S. Swamy:
A Signal-Perturbation-Free Transmit Scheme for MIMO-OFDM Channel Estimation. 2208-2220 - Yoash Levron, Doron Shmilovitz:
Optimal Power Management in Fueled Systems With Finite Storage Capacity. 2221-2231 - Yoash Levron, Doron Shmilovitz:
On the Maximum Efficiency of Systems Containing Multiple Sources. 2232-2241
Volume 57-I, Number 9, September 2010
- Shahriar Mirabbasi, John W. M. Rogers, Gabriele Manganaro
:
Guest Editorial Special Section on 2009 IEEE Custom Integrated Circuits Conference. 2245-2247 - E-Hung Chen, Chih-Kong Ken Yang:
ADC-Based Serial I/O Receivers. 2248-2258 - Colin Weltin-Wu, Enrico Temporiti, Marco Cusmai, Daniele Baldi, Francesco Svelto:
Insights Into Wideband Fractional ADPLLs: Modeling and Calibration of Nonlinearity Induced Fractional Spurs. 2259-2268 - Mitsuko Saito, Yoichi Yoshida, Noriyuki Miura, Hiroki Ishikuro, Tadahiro Kuroda:
47% Power Reduction and 91% Area Reduction in Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking. 2269-2278 - Lorenzo Turicchia, Bruno Do Valle, Jose L. Bohorquez, William R. Sanchez, Vinith Misra, Leon Fay, Maziar Tavakoli, Rahul Sarpeshkar:
Ultralow-Power Electronics for Cardiac Monitoring. 2279-2290 - Ganesh K. Balachandran, Raymond E. Barnett:
A Passive UHF RFID Demodulator With RF Overvoltage Protection and Automatic Weighted Threshold Adjustment. 2291-2300 - Shuqing Cao, Jung-Hoon Chun, Stephen G. Beebe, Robert W. Dutton:
ESD Design Strategies for High-Speed Digital and RF Circuits in Deeply Scaled Silicon Technologies. 2301-2311 - Ka Nang Leung
, Yuen Sum Ng:
A CMOS Low-Dropout Regulator With a Momentarily Current-Boosting Voltage Buffer. 2312-2319 - Victor Adrian, Joseph S. Chang, Bah-Hwee Gwee
:
A Randomized Wrapped-Around Pulse Position Modulation Scheme for DC-DC Converters. 2320-2333 - Hiroo Sekiya
, Natsumi Sagawa, Marian K. Kazimierczuk:
Analysis of Class-DE Amplifier With Linear and Nonlinear Shunt Capacitances at 25% Duty Ratio. 2334-2342 - Ana Collado
, Apostolos Georgiadis
:
Performance of Coupled-Oscillator Arrays With Angle-Modulated Injection Signals. 2343-2352 - Ahmad Mirzaei, Hooman Darabi, John C. Leete, Yuyu Chang:
Analysis and Optimization of Direct-Conversion Receivers With 25% Duty-Cycle Current-Driven Passive Mixers. 2353-2366 - Stefan Tertinek, James P. Gleeson
, Orla Feely
:
Statistical Analysis of First-Order Bang-Bang Phase-Locked Loops Using Sign-Dependent Random-Walk Theory. 2367-2380 - Nima Soltani, Fei Yuan:
Nonharmonic Injection-Locked Phase-Locked Loops With Applications in Remote Frequency Calibration of Passive Wireless Transponders. 2381-2393 - Victor R. Gonzalez-Diaz, Miguel Angel Garcia-Andrade
, Guillermo Espinosa Flores-Verdad, Franco Maloberti:
Efficient Dithering in MASH Sigma-Delta Modulators for Fractional Frequency Synthesizers. 2394-2403 - Jorg Daniels, Wim Dehaene, Michiel Steyaert
, Andreas Wiesbauer:
A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion. 2404-2412 - Francisco Colodro Ruiz
, Antonio Jesús Torralba Silgado
:
Continuous-Time Sigma-Delta Modulator With a Fast Tracking Quantizer and Reduced Number of Comparators. 2413-2425 - Jinook Song, In-Cheol Park
:
Spur-Free MASH Delta-Sigma Modulation. 2426-2437 - Gildas Léger
, Antonio J. Ginés
, Eduardo J. Peralías
, Adoración Rueda
:
On Chopper Effects in Discrete-Time SigmaDelta Modulators. 2438-2449 - Chien-Hung Kuo, Deng-Yao Shi, Kang-Shuo Chang:
A Low-Voltage Fourth-Order Cascade Delta-Sigma Modulator in 0.18-muhboxm CMOS. 2450-2461 - Seung-Chul Lee, Yun Chiu
:
Digital Calibration of Nonlinear Memory Errors in Sigma-Delta Modulators. 2462-2475 - Chung-An Shen, Ahmed M. Eltawil
:
A Radius Adaptive K-Best Decoder With Early Termination: Algorithm and VLSI Architecture. 2476-2486 - Martin Kumm, Harald Klingbeil
, Peter Zipf
:
An FPGA-Based Linear All-Digital Phase-Locked Loop. 2487-2497 - Ju-Hong Lee, Yuan-Hau Yang:
Two-Channel Parallelogram QMF Banks Using 2-D NSHP Digital All-Pass Filters. 2498-2508 - Antonio Buonomo, Alessandro Lo Schiavo:
On the Theory of Quadrature Oscillations Obtained Through Parallel LC VCOs. 2509-2519 - Oscar Hugues-Salas, K. Alan Shore:
An Extended Kalman Filtering Approach to Nonlinear Time-Delay Systems: Application to Chaotic Secure Communications. 2520-2530 - Angelo Brambilla
, Giambattista Gruosso
, Giancarlo Storti Gajani:
Robust Harmonic-Probe Method for the Simulation of Oscillators. 2531-2541 - Fei Ren, Yahong Rosa Zheng
:
A Novel Emulator for Discrete-Time MIMO Triply Selective Fading Channels. 2542-2551 - Jian Li, Fred C. Lee:
Modeling of V2 Current-Mode Control. 2552-2563 - Peng Zhang
, José R. Martí, Hermann W. Dommel:
Shifted-Frequency Analysis for EMTP Simulation of Power-System Dynamics. 2564-2574 - Wouter A. Serdijn:
Comments on "A 16-bit 65-MS/s Pipeline ADC With 80-dBFS SNR Using Analog Auto-Calibration in SiGe SOI Complementary BiCMOS". 2575
Volume 57-I, Number 10, October 2010
- Fabio Pareschi
, Gianluca Setti, Riccardo Rovatti
:
A 3-GHz Serial ATA Spread-Spectrum Clock Generator Employing a Chaotic PAM Modulation. 2577-2587 - Chih-Wen Lu, Chien-Chih Shen, Wei-Chih Chen:
An Area-Efficient Fully R-DAC-Based TFT-LCD Column Driver. 2588-2601 - Toru Tanzawa
:
On Two-Phase Switched-Capacitor Multipliers With Minimum Circuit Area. 2602-2608 - Ying Chen, Koen Mouthaan
:
Wideband Varactorless LC VCO Using a Tunable Negative-Inductance Cell. 2609-2617 - Michiel C. M. Soer, Eric A. M. Klumperink, Pieter-Tjerk de Boer, Frank E. van Vliet, Bram Nauta
:
Unified Frequency-Domain Analysis of Switched-Series- RC Passive Mixers and Samplers. 2618-2631 - Juan A. Leñero-Bardallo
, Teresa Serrano-Gotarredona
, Bernabé Linares-Barranco
:
A Five-Decade Dynamic-Range Ambient-Light-Independent Calibrated Signed-Spatial-Contrast AER Retina With 0.1-ms Latency and Optional Time-to-First-Spike Mode. 2632-2643 - Tai-Cheng Lee, Cheng-Hsiao Lin:
Nonlinear R-2R Transistor-Only DAC. 2644-2653 - Fabio Zito, Domenico Pepe
, Domenico Zito:
UWB CMOS Monocycle Pulse Generator. 2654-2664 - Jaesik Lee, Joseph Weiner, Young-Kai Chen:
A 20-GS/s 5-b SiGe ADC for 40-Gb/s Coherent Optical Links. 2665-2674 - Aaron V. T. Do, Chirn Chye Boon
, Manh Anh Do, Kiat Seng Yeo
, Alper Cabuk:
An Energy-Aware CMOS Receiver Front End for Low-Power 2.4-GHz Applications. 2675-2684 - Nima Soltani, Fei Yuan:
A High-Gain Power-Matching Technique for Efficient Radio-Frequency Power Harvest of Passive Wireless Microsystems. 2685-2695 - Syed Rafay Hasan, Normand Bélanger, Yvon Savaria, M. Omair Ahmad:
Crosstalk-Glitch Gating: A Solution for Designing Glitch-Tolerant Asynchronous Handshake Interface Mechanisms for GALS Systems. 2696-2707 - Marek Parfieniuk
, Alexander A. Petrovsky:
Quaternion Multiplier Inspired by the Lifting Implementation of Plane Rotations. 2708-2717 - Guiqiang Dong, Shu Li, Tong Zhang:
Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory. 2718-2728 - Chengjun Zhang, Chunyan Wang, M. Omair Ahmad:
A Pipeline VLSI Architecture for High-Speed Computation of the 1-D Discrete Wavelet Transform. 2729-2740 - Ashutosh Chakraborty, Karthik Duraisami, Prassanna Sithambaram, Alberto Macii
, Enrico Macii, Massimo Poncino:
Thermal-Aware Clock Tree Design to Increase Timing Reliability of Embedded SoCs. 2741-2752 - Tae-Hwan Kim, In-Cheol Park
:
Small-Area and Low-Energy K -Best MIMO Detector Using Relaxed Tree Expansion and Early Forwarding. 2753-2761 - Hao Lin, Pierre Siohan:
Modulation Flexibility in PLC: A Unified MCM Transceiver Design and Implementation. 2762-2775 - Maurizio Martina, Guido Masera
:
Turbo NOC: A Framework for the Design of Network-on-Chip-Based Turbo Decoder Architectures. 2776-2789 - Yeong-Luh Ueng
, Chung-Jay Yang, Kuan-Chieh Wang, Chun-Jung Chen:
A Multimode Shuffled Iterative Decoder Architecture for High-Rate RS-LDPC Codes. 2790-2803 - Mengmeng Du, Hoi Lee:
An Integrated Speed- and Accuracy-Enhanced CMOS Current Sensor With Dynamically Biased Shunt Feedback for Current-Mode Buck Regulators. 2804-2814 - Zhilei Yao, Lan Xiao:
Push-Pull Forward Three-Level Converter With Reduced Rectifier Voltage Stress. 2815-2821
Volume 57-I, Number 11, November 2010
- Skyler Weaver, Benjamin P. Hershberg, Peter Kurahashi, Daniel Knierim, Un-Ku Moon:
Stochastic Flash Analog-to-Digital Conversion. 2825-2833 - Aliakbar Ghadiri, Kambiz K. Moez:
Gain-Enhanced Distributed Amplifier Using Negative Capacitance. 2834-2843 - Tony Shuo-Chun Kao, Faisal A. Musa, Anthony Chan Carusone
:
A 5-Gbit/s CMOS Optical Receiver With Integrated Spatially Modulated Light Detector and Equalization. 2844-2857 - Bosco H. Leung:
A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing. 2858-2869 - Pieter Palmers, Michiel Steyaert
:
A 10-Bit 1.6-GS/s 27-mW Current-Steering D/A Converter With 550-MHz 54-dB SFDR Bandwidth in 130-nm CMOS. 2870-2879 - Abhijith Arakali, Srikanth Gondi, Pavan Kumar Hanumolu:
Analysis and Design Techniques for Supply-Noise Mitigation in Phase-Locked Loops. 2880-2889 - Rajdeep Bondade, Dongsheng Ma:
Self-Reconfigurable Channel Data Buffering Scheme and Circuit Design for Adaptive Flow Control in Power-Efficient Network-on-Chips. 2890-2903 - Bernard Lacaze:
Equivalent Circuits for the PNS2 Sampling Scheme. 2904-2914 - Garrick Orchard
, Ralph Etienne-Cummings:
Discriminating Multiple Nearby Targets Using Single-Ping Ultrasonic Scene Mapping. 2915-2924 - Soo-Chang Pei, Huei-Shan Lin, Peng-Hua Wang:
Closed-Form Design of Maximally Flat IIR Hilbert Transformer With Integer Delay. 2925-2937 - Arindam Basu
, Paul E. Hasler:
Nullcline-Based Design of a Silicon Neuron. 2938-2947 - Yibo Zhao, Jiuchao Feng, C. K. Tse:
Discrete-Time Modeling and Stability Analysis of Periodic Orbits With Sliding for Switched Linear Systems. 2948-2955 - Paolo Maffezzoni, Dario D'Amore, Saeid Daneshgar, Michael Peter Kennedy
:
Analysis and Design of Injection-Locked Frequency Dividers by Means of a Phase-Domain Macromodel. 2956-2966 - Tao Liu
, Jun Zhao, David J. Hill
:
Exponential Synchronization of Complex Delayed Dynamical Networks With Switching Topology. 2967-2980 - Ke Zong, Fan Yang, Xuan Zeng:
A Wavelet-Collocation-Based Trajectory Piecewise-Linear Algorithm for Time-Domain Model-Order Reduction of Nonlinear Circuits. 2981-2990 - Chun-Xia Fan
, Guo-Ping Jiang, Feng-Hua Jiang:
Synchronization Between Two Complex Dynamical Networks Using Scalar Signals Under Pinning Control. 2991-2998 - Ge Guo
:
Linear Systems With Medium-Access Constraint and Markov Actuator Assignment. 2999-3010 - Mark Lehne, Sanjay Raman
:
A Discrete-Time FFT Processor for Ultrawideband OFDM Wireless Transceivers: Architecture and Behavioral Modeling. 3011-3022 - Patrick Y. Wu, Philip K. T. Mok
:
Comparative Studies of Common Fix-Frequency Controls for Reference Tracking and Enhancement by End-Point Prediction. 3023-3034
Volume 57-I, Number 12, December 2010
- Andrew Marshall, Sakir Sezer, Gabriele Manganaro
:
Guest Editorial Special Section on 2009 IEEE System-on-Chip Conference. 3037-3038 - Ming-Hsien Tu, Jihi-Yu Lin, Ming-Chien Tsai, Shyh-Jye Jou, Ching-Te Chuang:
Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist. 3039-3047 - Abhinav Kranti, G. Alastair Armstrong:
Nonclassical Channel Design in MOSFETs for Improving OTA Gain-Bandwidth Trade-Off. 3048-3054 - Ashok Narasimhan, Ramalingam Sridhar:
Variability Aware Low-Power Delay Optimal Buffer Insertion for Global Interconnects. 3055-3063 - Nan Xing, Jong-Kwan Woo, Woo-Yeol Shin, Hyunjoong Lee, Suhwan Kim:
A 14.6 ps Resolution, 50 ns Input-Range Cyclic Time-to-Digital Converter Using Fractional Difference Conversion Method. 3064-3072 - Tung Thanh Hoang, Magnus Själander
, Per Larsson-Edefors:
A High-Speed, Energy-Efficient Two-Cycle Multiply-Accumulate (MAC) Architecture and Its Application to a Double-Throughput MAC Unit. 3073-3081 - Ulf Gustavsson
, Thomas Eriksson
, Christian Fager:
Quantization Noise Minimization in SigmaDelta Modulation Based RF Transmitter Architectures. 3082-3091 - Caroline Andrews, Alyosha C. Molnar:
Implications of Passive Mixer Transparency for Impedance Matching and Noise Figure in Passive Mixer-First Receivers. 3092-3103 - Átila M. Bueno, André Alves Ferreira
, José Roberto Castilho Piqueira:
Modeling and Filtering Double-Frequency Jitter in One-Way Master-Slave Chain Networks. 3104-3111 - Terrence S. T. Mak, Kai-Pui Lam, H. S. Ng, Guy Rachmuth, Chi-Sang Poon:
A CMOS Current-Mode Dynamic Programming Circuit. 3112-3123 - Fabio Pareschi
, Gianluca Setti, Riccardo Rovatti
:
Implementation and Testing of High-Speed CMOS True Random Number Generators Based on Chaotic Systems. 3124-3137 - Roberto Frasca, M. Kanat Camlibel, Izzet Cem Göknar, Luigi Iannelli, Francesco Vasca:
Linear Passive Networks With Ideal Switches: Consistent Initial Conditions and State Discontinuities. 3138-3151
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.