Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDFei Yuan 0005
Person information
- affiliation: Toronto Metropolitan University, Department of Electrical and Computer Engineering, Toronto, ON, Canada
- affiliation (PhD 1999): University of Waterloo, ON, Canada
Other persons with the same name
- Fei Yuan — disambiguation page
- Fei Yuan 0001
![[0000-0002-8614-8756]](https://dblp1.uni-trier.de/img/orcid-mark.12x12.png "0000-0002-8614-8756")
— Xiamen University, Key Laboratory of Underwater Acoustic Communication and Marine Information Technology, China - Fei Yuan 0002 — Chinese Academy of Sciences, Institute of Health Sciences, Shanghai Institutes for Biological Sciences, China
- Fei Yuan 0003 — Chinese Academy of Sciences, Institute of Automation, Beijing, China
- Fei Yuan 0004 — Minnesota State University Mankato, Department of Geography, MN, USA (and 1 more)
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2023
[j23]Fei Yuan, Parth Parekh, Yushi Zhou:
Bi-Directional Gated Ring Oscillator Time Integrator. IEEE Trans. Circuits Syst. I Regul. Pap. 70(9): 3461-3473 (2023)- [c42]Daniel Junehee Lee, Fei Yuan, Yushi Zhou:
A Cyclic Vernier Digital-to-Time Converter for Time-Mode Successive Approximation TDC. MWSCAS 2023: 468-471 - 2022
- [j22]Parth Parekh, Fei Yuan, Yushi Zhou:
Gated Vernier delay line time integrator with applications in ΔΣ time-to-digital converter. Microelectron. J. 119: 105316 (2022) - [j21]Parth Parekh, Fei Yuan, Yushi Zhou:
Improved Metastability of True Single-Phase Clock D-Flipflops With Applications in Vernier Time-to-Digital Converters. IEEE Trans. Circuits Syst. I Regul. Pap. 69(3): 1102-1114 (2022) - [j20]Fei Yuan:
Metastability Error Correction for True Single-Phase Clock DFF With Applications in Vernier TDC. IEEE Trans. Circuits Syst. II Express Briefs 69(11): 4203-4207 (2022) - [c41]Fei Yuan:
Performance Limits of Gated Delay Line Time Integrators. CCECE 2022: 213-218 - [c40]Fei Yuan:
Metastability Correction Techniques for TSPC-DFF with Applications in Vernier TDC. ISCAS 2022: 1449-1452 - [c39]Parth Parekh, Fei Yuan, Yushi Zhou:
Bi-Directional Gated Ring Oscillator Time Integrator for Time-Based Mixed-Signal Processing. MWSCAS 2022: 1-4 - [c38]Parth Parekh, Fei Yuan, Yushi Zhou:
All-Digital Bi-Directional Gated Ring Oscillator Time Integrator for Mixed-Mode Signal Processing. NEWCAS 2022: 25-29 - 2021
- [j19]Yue Li, Fei Yuan:
Adaptive data-transition decision feedback equaliser with edge emphasis. IET Circuits Devices Syst. 15(4): 340-352 (2021) - [j18]Daniel Junehee Lee, Fei Yuan, Gul N. Khan, Yushi Zhou:
An 8-bit digital-to-time converter with pre-skewing and time interpolation. IET Circuits Devices Syst. 15(7): 670-685 (2021) - [j17]Daniel Junehee Lee, Fei Yuan, Yushi Zhou:
All-digital successive approximation TDC in time-mode signal processing. Microelectron. J. 114: 105152 (2021) - [c37]Daniel Junehee Lee, Fei Yuan, Yushi Zhou:
All-Digital Successive Approximation TDC in Time-Mode Signal Processing. ISCAS 2021: 1-4 - [c36]Fei Yuan:
Bootstrapping Techniques for Energy-Efficient SAR ADCs : A State-of-the-Art Review. MWSCAS 2021: 575-578 - [c35]Daniel Junehee Lee, Fei Yuan, Yushi Zhou:
Successive Approximation Register TDC in Time-Mode Signal Processing. MWSCAS 2021: 945-948 - [c34]Parth Parekh, Fei Yuan, Yushi Zhou:
Gated Vernier Delay Line Time Integrator for Time-Mode Signal Processing. MWSCAS 2021: 1082-1085 - 2020
- [j16]Fei Yuan, Parth Parekh:
Time-based all-digital Δ Σ time-to-digital converter with pre-skewed bi-directional gated delay line time integrator. IET Circuits Devices Syst. 14(1): 25-34 (2020) - [j15]Yue Li, Fei Yuan:
All-digital power-efficient integrating frequency difference-to-digital converter for GHz frequency-locking. IET Circuits Devices Syst. 14(8): 1153-1159 (2020) - [j14]Fei Yuan, Parth Parekh:
Analysis and Design of an All-Digital ∆Σ TDC via Time-Mode Signal Processing. IEEE Trans. Circuits Syst. II Express Briefs 67-II(6): 994-998 (2020) - [c33]Parth Parekh, Fei Yuan, Yushi Zhou:
Area/Power-Efficient True-Single-Phase-Clock D-Flipflops with Improved Metastability. MWSCAS 2020: 182-185 - [c32]Parth Parekh, Fei Yuan, Yushi Zhou:
All-Digital Time Integrator Using Bi-Directional Gated Vernier Delay Line. MWSCAS 2020: 321-324
2010 – 2019
- 2019
- [j13]Yue Li, Fei Yuan:
Sign3-LMS data-transition decision feedback equaliser. IET Circuits Devices Syst. 13(7): 998-1006 (2019) - [c31]Yue Li, Fei Yuan:
A Pre-Skewed Bi-Directional Gated Delay Line Bang-Bang Frequency Detector with Applications in 10 Gbps Serial Link Frequency-Locking. MWSCAS 2019: 263-266 - [c30]Fei Yuan, Parth Parekh:
Time-Mode All-Digital Delta-Sigma Time-to-Digital Converter with Process Uncertainty Calibration. MWSCAS 2019: 489-492 - [c29]Fei Yuan, Parth Parekh:
All-Digital ∆Σ TDC with Current-Starved Bi-Directional Gated Delay Line Time Integrator. MWSCAS 2019: 493-496 - [c28]Rashed Siddiqui, Fei Yuan, Yushi Zhou:
A 500-MS/s 8.4-ps Double-Edge Successive Approximation TDC in 65 nm CMOS. MWSCAS 2019: 770-773 - [c27]Daniel Junehee Lee, Fei Yuan, Gul N. Khan:
Digitally Interpolated Pre-Skewed Delay-Line Digital-to-Time Converter with Minimum Nonlinearity and Latency. MWSCAS 2019: 892-895 - [c26]Yue Li, Fei Yuan:
Data-Transition Decision Feedback Equalizer with Edge-Emphasis Taps and Raised References. NEWCAS 2019: 1-4 - 2018
- [j12]Fei Yuan:
Design techniques of all-digital arithmetic units for time-mode signal processing. IET Circuits Devices Syst. 12(6): 753-763 (2018) - [j11]Young Jun Park, Parth Parekh, Fei Yuan:
All-digital ΔΣ time-to-digital converter with Bi-Directional gated delay line time integrator. Microelectron. J. 81: 179-191 (2018) - [c25]Yushi Zhou, Jared Mercier, Fei Yuan:
A Comparative Study Of Injection Locked Frequency Divider Using Harmonic Mixer In Weak And Strong Inversion. MWSCAS 2018: 97-100 - [c24]Parth Parekh, Fei Yuan:
Power-Silicon Efficient All-Digital △Σ TDC with Differential Gated Delay Line Time Integrator. NEWCAS 2018: 191-194 - [c23]Yue Li, Fei Yuan:
Data-Transition Decision Feedback Equalizer with S3-LMS Adaptation Algorithm. NEWCAS 2018: 221-224 - [c22]Muhammad Obaidullah, Gul N. Khan, Fei Yuan:
Multi-Swarm based NoC Configuration and Synthesis. NORCAS 2018: 1-6 - 2017
- [j10]Young Jun Park, Fei Yuan:
Two-step pulse-shrinking time-to-digital converter. Microelectron. J. 60: 45-54 (2017) - [c21]Yue Li, Fei Yuan:
Data-transition adaptive decision feedback equalizer for 2/4PAM serial links. MWSCAS 2017: 531-534 - [c20]Young Jun Park, Fei Yuan:
Low-power all-digital ΔΣ TDC with bi-directional gated delay line time integrator. MWSCAS 2017: 679-682 - [c19]Yushi Zhou, Fei Yuan:
Adaptive 4PAM decision feedback equalizer with reduced number of slicers. MWSCAS 2017: 775-778 - [c18]Young Jun Park, Fei Yuan:
1-1 MASH ΔΣ time-to-digital converter with differential cascode time integrator. MWSCAS 2017: 1005-1008 - [c17]Young Jun Park, Fei Yuan:
All-digital ΔΣ TDC with differential bi-directional gated-delay-line time integrator. MWSCAS 2017: 1513-1516 - [c16]Yue Li, Fei Yuan:
Adaptive data-transition decision feedback equalizer for serial links. MWSCAS 2017: 1609-1612 - 2016
- [c15]Young Jun Park, Durand Jarrett-Amor, Fei Yuan:
Time integrator for mixed-mode signal processing. ISCAS 2016: 826-829 - [c14]Durand Jarrett-Amor, Young Jun Park, Fei Yuan:
Time-mode techniques for fast-locking phase-locked loops. ISCAS 2016: 1790-1793 - [c13]Durand Jarrett-Amor, Fei Yuan:
Data transient insensitive phase-locked loops. NEWCAS 2016: 1-4 - 2015
- [j9]Yushi Zhou, Fei Yuan:
Study of injection-locked non-harmonic oscillators using Volterra series. IET Circuits Devices Syst. 9(2): 119-130 (2015) - [j8]Yushi Zhou, Norman M. Filiol, Fei Yuan:
A Quadrature Charge-Domain Sampling Mixer With Embedded FIR, IIR, and N-Path Filters. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(5): 1431-1440 (2015) - [c12]Young Jun Park, Fei Yuan:
0.25-4 ns 185 MS/s 4-bit pulse-shrinking time-to-digital converter in 130 nm CMOS using a 2-step conversion scheme. MWSCAS 2015: 1-4 - [c11]Young Jun Park, Fei Yuan:
A 12.88 MS/s 0.28 pJ/conv.step 8-bit stage-interleaved pulse-shrinking time-to-digital converter in 130 nm CMOS. MWSCAS 2015: 1-4 - 2013
- [j7]Fei Yuan, Yushi Zhou:
Frequency-Domain Study of Lock Range of Non-Harmonic Oscillators With Multiple Multi-Tone Injections. IEEE Trans. Circuits Syst. I Regul. Pap. 60-I(6): 1395-1406 (2013) - [c10]Anita Tino, Gul N. Khan, Fei Yuan:
Hardware realization of GALS based cortical column systems. AHS 2013: 144-149 - [c9]Anita Tino, Gul N. Khan, Fei Yuan:
Towards Hardware Realizations of Intelligent Systems: A Cortical Column Approach. ICPP 2013: 492-497 - [c8]Yushi Zhou, Norm M. Filiol, Shaul Peker, Fei Yuan:
Low-power programmable charge-domain sampler with embedded N-path bandpass filter for software-defined radio. ISCAS 2013: 1934-1937 - 2012
- [j6]Fei Yuan, Yushi Zhou:
A Phasor-Domain Study of Lock Range of Harmonic Oscillators With Multiple Injections. IEEE Trans. Circuits Syst. II Express Briefs 59-II(8): 466-470 (2012) - [c7]Fei Yuan, Yushi Zhou:
A frequency-domain study of lock range of harmonic oscillators with multiple injections. NEWCAS 2012: 29-32 - 2011
- [j5]Yushi Zhou, Fei Yuan:
A Study of the Lock Range of Injection-Locked CMOS Active-Inductor Oscillators Using a Linear Control System Approach. IEEE Trans. Circuits Syst. II Express Briefs 58-II(10): 627-631 (2011) - [c6]Jack Yu, Gul N. Khan, Fei Yuan:
XTEA encryption based novel RFID security protocol. CCECE 2011: 58-62 - [c5]Gul N. Khan, Jack Yu, Fei Yuan:
XTEA Based Secure Authentication Protocol for RFID Systems. ICCCN 2011: 1-6
2000 – 2009
- 2009
- [j4]Yong Chen, Fei Yuan, Gul N. Khan:
A wide dynamic range CMOS image sensor with pulse-frequency-modulation and in-pixel amplification. Microelectron. J. 40(10): 1496-1501 (2009) - [c4]Dominic DiClemente, Fei Yuan:
A Wide Frequency Tuning Range Active-inductor Voltage-controlled Oscillator for Ultra Wideband Applications. ISCAS 2009: 2097-2100 - 2008
- [j3]Adrian Tang, Fei Yuan, Eddie Law:
A New CMOS Active Transformer QPSK Modulator With Optimal Bandwidth Control. IEEE Trans. Circuits Syst. II Express Briefs 55-II(1): 11-15 (2008) - [j2]Dominic DiClemente, Fei Yuan, Adrian Tang:
Current-Mode Phase-Locked Loops With CMOS Active Transformers. IEEE Trans. Circuits Syst. II Express Briefs 55-II(8): 771-775 (2008) - [c3]Adrian Tang, Fei Yuan, Eddie Law:
A new WiMAX sigma-delta modulator with constant-Q active inductors. ISCAS 2008: 1304-1307 - 2007
- [j1]Dominic DiClemente, Fei Yuan:
Current-Mode Phase-Locked Loops - A New Architecture. IEEE Trans. Circuits Syst. II Express Briefs 54-II(4): 303-307 (2007) - [c2]Dominic DiClemente, Fei Yuan:
Current-Mode Phase-Locked Loops with Low Supply Voltage Sensitivity. ISCAS 2007: 2172-2175 - [c1]Adrian Tang, Fei Yuan, Eddie Law:
A New CMOS BPSK Modulator with Optimal Transaction Bandwidth Control. ISCAS 2007: 2550-2553
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-06-20 00:16 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
