Остановите войну!
for scientists:
default search action
Search dblp
Full-text search
- > Home
Please enter a search query
- case-insensitive prefix search: default
e.g., sig matches "SIGIR" as well as "signal" - exact word search: append dollar sign ($) to word
e.g., graph$ matches "graph", but not "graphics" - boolean and: separate words by space
e.g., codd model - boolean or: connect words by pipe symbol (|)
e.g., graph|network
Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.
Author search results
no matches
Venue search results
no matches
Refine list
refine by author
- no options
- temporarily not available
refine by venue
- no options
- temporarily not available
refine by type
- no options
- temporarily not available
refine by access
- no options
- temporarily not available
refine by year
- no options
- temporarily not available
Publication search results
found 27 matches
- 2002
- William Chow, Jonathan Rose:
EVE: a CAD tool for manual placement and pipelining assistance of FPGA circuits. FPGA 2002: 85-94 - Jason Cong, Yizhou Lin, Wangning Long:
SPFD-based global rewiring. FPGA 2002: 77-84 - Srdjan Coric, Miriam Leeser, Eric L. Miller, Marc Trepanier:
Parallel-beam backprojection: an FPGA implementation optimized for medical imaging. FPGA 2002: 217-226 - Alan Daly, William P. Marnane:
Efficient architectures for implementing montgomery modular multiplication and RSA modular exponentiation on reconfigurable logic. FPGA 2002: 40-49 - J. Dido, N. Géraudie, L. Loiseau, O. Payeur, Yvon Savaria, D. Poirier:
A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs. FPGA 2002: 50-55 - Pedro C. Diniz, Joonseok Park:
Data reorganization engines for the next generation of system-on-a-chip FPGAs. FPGA 2002: 237-244 - Radhika S. Grover, Weijia Shang, Qiang Li:
A faster distributed arithmetic architecture for FPGAs. FPGA 2002: 31-39 - Michael D. Hutton, Vinson Chan, Peter Kazarian, Victor Maruri, Tony Ngai, Jim Park, Rakesh H. Patel, Bruce Pedersen, Jay Schleicher, Sergey Y. Shumarayev:
Interconnect enhancements for a high-speed PLD architecture. FPGA 2002: 3-10 - Tom Kean:
Cryptographic rights management of FPGA intellectual property cores. FPGA 2002: 113-118 - K. K. Lee, D. F. Wong:
Incremental reconfiguration of multi-FPGA systems. FPGA 2002: 206-213 - Guy G. Lemieux, David M. Lewis:
Circuit design of routing switches. FPGA 2002: 19-28 - Zhiyuan Li, Scott Hauck:
Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation. FPGA 2002: 187-195 - Yury Markovsky, Eylon Caspi, Randy Huang, Joseph Yeh, Michael Chu, John Wawrzynek, André DeHon:
Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine. FPGA 2002: 196-205 - Stuart McCracken, Zeljko Zilic:
FPGA test time reduction through a novel interconnect testing scheme. FPGA 2002: 136-144 - Shawn Phillips, Scott Hauck:
Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip. FPGA 2002: 165-173 - Ian Robertson, James Irvine, Patrick Lysaght, David Robinson:
Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series. FPGA 2002: 127-135 - Herman Schmit, Vikas Chandra:
FPGA switch block layout and evaluation. FPGA 2002: 11-18 - Ryan N. Schneider, Laurence E. Turner, Michal M. Okoniewski:
Application of FPGA technology to accelerate the finite-difference time-domain (FDTD) method. FPGA 2002: 97-105 - Barry Shackleford, Motoo Tanaka, Richard J. Carter, Greg Snider:
FPGA implementation of neighborhood-of-four cellular automata random number generators. FPGA 2002: 106-112 - Li Shang, Alireza Kaviani, Kusuma Bathala:
Dynamic power consumption in Virtex[tm]-II FPGA family. FPGA 2002: 157-164 - Deshanand P. Singh, Stephen Dean Brown:
Integrated retiming and placement for field programmable gate arrays. FPGA 2002: 67-76 - Deshanand P. Singh, Stephen Dean Brown:
Constrained clock shifting for field programmable gate arrays. FPGA 2002: 121-126 - Amit Singh, Malgorzata Marek-Sadowska:
Efficient circuit clustering for area and power reduction in FPGAs. FPGA 2002: 59-66 - Greg Snider:
Performance-constrained pipelining of software loops onto reconfigurable hardware. FPGA 2002: 177-186 - Sriram Swaminathan, Russell Tessier, Dennis Goeckel, Wayne P. Burleson:
A dynamically reconfigurable adaptive viterbi decoder. FPGA 2002: 227-236 - Andy Yan, Rebecca Cheng, Steven J. E. Wilton:
On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques. FPGA 2002: 147-156 - Martine D. F. Schlag, Steve Trimberger:
Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2002, Monterey, CA, USA, February 24-26, 2002. ACM 2002, ISBN 1-58113-452-5 [contents]
loading more results
failed to load more results, please try again later
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
retrieved on 2024-06-20 17:50 CEST from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint