"Performance-constrained pipelining of software loops onto reconfigurable ..."

Greg Snider (2002)

> Home

Details and statistics

DOI: 10.1145/503048.503075

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/Snider02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/Snider02
Greg Snider:
Performance-constrained pipelining of software loops onto reconfigurable hardware. FPGA 2002: 177-186

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.