• case-insensitive prefix search: default
  e.g., sig matches "SIGIR" as well as "signal"
• exact word search: append dollar sign ($) to word
  e.g., graph$ matches "graph", but not "graphics"
• boolean and: separate words by space
  e.g., codd model
• boolean or: connect words by pipe symbol (|)
  e.g., graph|network

Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.

found 47 matches

• 2014
• 
  Dan Alexandrescu, Nematollah Bidokhti, Andy Yu, Adrian Evans, Enrico Costenaro:
  Managing SER costs of complex systems through Linear Programming. IOLTS 2014: 216-219
• 
  Phaninder Alladi, Spyros Tragoudas:
  Aging-aware critical paths in deep submicron. IOLTS 2014: 184-185
• 
  Tiago A. O. Alves, Sandip Kundu, Leandro A. J. Marzulo, Felipe Maia Galvão França:
  Online error detection and recovery in dataflow execution. IOLTS 2014: 9-12
• 
  Martin Andraud, Anthony Deluthault, Mouhamadou Dieng, Florence Azaïs, Serge Bernard, Philippe Cauvet, Mariane Comte, Thibault Kervaon, Vincent Kerzerho, Salvador Mir, Paul-Henri Pugliesi-Conti, Michel Renovell, Fabien Soulier, Emmanuel Simeu, Haralampos-G. D. Stratigopoulos:
  Solutions for the self-adaptation of communicating systems in operation. IOLTS 2014: 234-239
• 
  Daniel Arumí, Rosa Rodríguez-Montañés, Joan Figueras:
  Pre-bond testing of weak defects in TSVs. IOLTS 2014: 31-36
• 
  Nasim Pour Aryan, A. Listl, Leonhard Heiß, Cenk Yilmaz, Georg Georgakos, Doris Schmitt-Landsiedel:
  From an analytic NBTI device model to reliability assessment of complex digital circuits. IOLTS 2014: 19-24
• 
  Nicholas Axelos, Nikolaos Eftaxiopoulos-Sarris, Georgios Zervakis, Kostas Tsoumanis, Kiamal Z. Pekmestzi:
  FF-DICE: An 8T soft-error tolerant cell using Independent Dual Gate SOI FinFETs. IOLTS 2014: 200-201
• 
  Christian Badack, Thomas Kern, Michael Gössel:
  Modified DEC BCH codes for parallel correction of 3-bit errors comprising a pair of adjacent errors. IOLTS 2014: 116-121
• 
  Stefano Di Carlo, Giulio Gambardella, Paolo Prinetto, Daniele Rolfo, Pascal Trotta, Alessandro Vallero:
  A novel methodology to increase fault tolerance in autonomous FPGA-based systems. IOLTS 2014: 87-92
• 
  Stefano Di Carlo, Alessandro Vallero, Dimitris Gizopoulos, Giorgio Di Natale, Antonio González, Ramon Canal, Riccardo Mariani, M. Pipponzi, Arnaud Grasset, Philippe Bonnot, Frank Reichenbach, Gulzaib Rafiq, Trond Loekstad:
  Cross-layer early reliability evaluation: Challenges and promises. IOLTS 2014: 228-233
• 
  M. De Carvalho, Davide Sabena, Matteo Sonza Reorda, Luca Sterpone, Paolo Rech, Luigi Carro:
  Fault injection in GPGPU cores to validate and debug robust parallel applications. IOLTS 2014: 210-211
• 
  Luca Cassano, Hipólito Guzmán-Miranda, Miguel A. Aguirre:
  Early assessment of SEU sensitivity through untestable fault identification. IOLTS 2014: 186-189
• 
  Atefe Dalirsani, Michael A. Kochte, Hans-Joachim Wunderlich:
  Area-efficient synthesis of fault-secure NoC switches. IOLTS 2014: 13-18
• 
  Marco Desogus, Luca Sterpone, David Merodio Codinachs:
  Validation of a tool for estimating the effects of soft-errors on modern SRAM-based FPGAs. IOLTS 2014: 111-115
• 
  Arwa Ben Dhia, Mariem Slimani, Lirida A. B. Naviner:
  Comparative study of defect-tolerant multiplexers for FPGAs. IOLTS 2014: 7-12
• 
  Boyang Du, Matteo Sonza Reorda, Luca Sterpone, Luis Parra, Marta Portela-García, Almudena Lindoso, Luis Entrena:
  A new solution to on-line detection of Control Flow Errors. IOLTS 2014: 105-110
• 
  Sophie Dupuis, Papa-Sidi Ba, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre:
  A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans. IOLTS 2014: 49-54
• 
  Nikos Foutris, Manolis Kaliorakis, Sotiris Tselonis, Dimitris Gizopoulos:
  Versatile architecture-level fault injection framework for reliability evaluation: A first report. IOLTS 2014: 140-145
• 
  Michael Frischke, Andreas J. Rohatschek, Walter Stechele:
  Towards low-cost fault detection strategy of FPGA configuration memory in real-time systems. IOLTS 2014: 81-86
• 
  Álvaro Gómez-Pau, Suvadeep Banerjee, Abhijit Chatterjee:
  Real-time transient error and induced noise cancellation in linear analog filters using learning-assisted adaptive analog checksums. IOLTS 2014: 25-30
• 
  Christelle Hobeika, Simon Pichette, M. A. Leonard, Claude Thibeault, Jean-François Boland, Yves Audet:
  Multi-abstraction level signature generation and comparison based on radiation single event upset. IOLTS 2014: 212-215
• 
  Katerina Katsarou, Yiorgos Tsiatouhas:
  Double node charge sharing SEU tolerant latch design. IOLTS 2014: 122-127
• 
  Milos Krstic, Stefan Weidling, Vladimir Petrovic, Michael Gössel:
  Improved circuitry for soft error correction in combinational logic in pipelined designs. IOLTS 2014: 93-98
• 
  Raghavan Kumar, Philipp Jovanovic, Ilia Polian:
  Precise fault-injections using voltage and temperature manipulation for differential cryptanalysis. IOLTS 2014: 43-48
• 
  Feng Lu, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre:
  Customized cell detector for laser-induced-fault detection. IOLTS 2014: 37-42
• 
  Wassim Mansour, Miguel A. Aguirre, Hipólito Guzmán-Miranda, Javier Barrientos Rojas, Raoul Velazco:
  Two complementary approaches for studying the effects of SEUs on HDL-based designs. IOLTS 2014: 220-221
• 
  Honorio Martín, Anna Vaskova, Celia López-Ongil, Enrique San Millán, Marta Portela-García:
  Effect of ionizing radiation on TRNGs for safe telecommunications: Robustness and randomness. IOLTS 2014: 202-205
• 
  David May, Walter Stechele:
  Improving the significance of probabilistic circuit fault emulations. IOLTS 2014: 128-133
• 
  Yukiya Miura, Yoshihiro Ohkawa:
  A noise-tolerant master-slave flip-flop. IOLTS 2014: 55-61
• 
  Sebastian Müller, Tobias Koal, Mario Schölzel, Heinrich Theodor Vierhaus:
  Timing for virtual TMR in logic circuits. IOLTS 2014: 190-193

skipping 17 more matches