"Timing for virtual TMR in logic circuits."

Sebastian Müller et al. (2014)

Details and statistics

DOI: 10.1109/IOLTS.2014.6873693

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-16

a service of  Schloss Dagstuhl - Leibniz Center for Informatics