X. Shawn Wang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Fei Lu 0004

> Home > Persons > X. Shawn Wang

Publications

2019
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhangWLCLWLW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhangWLCLWLW19
Feilong Zhang, Chenkun Wang, Fei Lu, Qi Chen, Cheng Li, X. Shawn Wang, Daguang Li, Albert Z. Wang:
A Full-Chip ESD Protection Circuit Simulation and Fast Dynamic Checking Method Using SPICE and ESD Behavior Models. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(3): 489-498 (2019)
2017
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/nems/WangCLLWZWNXMWL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nems/WangCLLWZWNXMWL17
Albert Z. Wang, Qi Chen, Cheng Li, Fei Lu, Chenkun Wang, Feilong Zhang, X. Shawn Wang, Jimmy Ng, Ya-Hong Xie, Rui Ma, Li Wang, Lin Lin:
More-Than-Moore: 3D heterogeneous integration into CMOS technologies. NEMS 2017: 1-4
2016
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/0004MDWZWCWZLTC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/0004MDWZWCWZLTC16
Fei Lu, Rui Ma, Zongyu Dong, Li Wang, Chen Zhang, Chenkun Wang, Qi Chen, X. Shawn Wang, Feilong Zhang, Cheng Li, He Tang, Yuhua Cheng, Albert Z. Wang:
A Systematic Study of ESD Protection Co-Design With High-Speed and High-Frequency ICs in 28 nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 63-I(10): 1746-1757 (2016)
2014
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/WangWLZDWMSWCWJY14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangWLZDWMSWCWJY14
X. Shawn Wang, Xin Wang, Fei Lu, Chen Zhang, Zongyu Dong, Li Wang, Rui Ma, Zitao Shi, Albert Z. Wang, Mau-Chung Frank Chang, Dawn Wang, Alvin J. Joseph, C. Patrick Yue:
Concurrent Design Analysis of High-Linearity SP10T Switch With 8.5 kV ESD Protection. IEEE J. Solid State Circuits 49(9): 1927-1941 (2014)
2013
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/WangWLWMDSWYWJ13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/WangWLWMDSWYWJ13
X. Shawn Wang, Xin Wang, Fei Lu, Li Wang, Rui Ma, Zongyu Dong, Li Sun, Albert Z. Wang, C. Patrick Yue, Dawn Wang, Alvin J. Joseph:
A smartphone SP10T T/R switch in 180-nm SOI CMOS with 8kV+ ESD protection by co-design. CICC 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.