Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJournal of Electronic Testing, Volume 8
Volume 8, Number 1, February 1996
- Xinghao Chen, Michael L. Bushnell:
Sequential circuit test generation using dynamic justification equivalence. 9-33 - Rosa Rodríguez-Montañés, E. M. J. G. Bruls, Joan Figueras:
Bridging defects resistance in the metal layer of a CMOS process. 35-46 - Zaifu Zhang, Robert D. McLeod, Gregory E. Bridges:
Statistical estimation of delay fault detectabilities and fault grading. 47-60 - David Wessels, Jon C. Muzio:
The dangers of simplistic delay models. 61-69 - Krishnendu Chakrabarty
, John P. Hayes:
Balance testing and balance-testable design of logic circuits. 71-86 - Sreejit Chakravarty, Yiming Gong, Srikanth Venkataraman:
Diagnostic simulation of stuck-at faults in combinational circuits. 87-97
Volume 8, Number 2, April 1996
- Vishwani D. Agrawal:
Editorial. 111 - Ayman M. Wahba, Dominique Borrione:
A method for automatic design error location and correction in combinational logic circuits. 113-127 - Janusz A. Brzozowski, Helmut Jürgensen:
An algebra of multiple faults in RAMs. 129-142 - Pascal Caunegre, Claude Abraham:
Fault simulation for mixed-signal systems. 143-152 - Samir Boubezari, Bozena Kaminska:
A new reconfigurable Test Vector Generator for built-in self-test applications. 153-164 - Michael Gössel, Egor S. Sogomonyan:
A parity-preserving multi-input signature analyzer and its application for concurrent checking and BIST. 165-177 - Rubin A. Parekhji, G. Venkatesh, Sunil D. Sherlekar:
Monitoring machine based synthesis technique for concurrent error detection in finite state machines. 179-201 - Manoj Sachdev:
SeparateIDDQ testing of signal and bias paths in CMOS ICs for defect diagnosis. 203-214 - Kanji Hirabayashi:
Hazard simulation of sequential circuits. 215-217 - Ioannis Voyiatzis, Antonis M. Paschalis, Dimitris Nikolos, Constantin Halatsis:
An efficient built-in self test method for robust path delay fault testing. 219-222
Volume 8, Number 3, June 1996
- Jaume Segura, Carol de Benito, Antonio Rubio, Charles F. Hawkins:
A detailed analysis and electrical modeling of gate oxide shorts in MOS transistors. 229-239 - Dimitris Gizopoulos, Dimitris Nikolos, Antonis M. Paschalis, Constantin Halatsis:
C-Testable modified-Booth multipliers. 241-260 - Niranjan L. Cooray, Edward W. Czeck:
Guaranteed fault detection sequences for single transition faults in finite state machine models using concurrent fault simulation. 261-273 - Sreejit Chakravarty, Paul J. Thadikaran:
Algorithms to select IDDQ measurement points to detect bridging faults. 275-285 - Michael G. McNamer, H. Troy Nagle:
ITA: An algorithm for IDDQ testability analysis. 287-298
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-05-10 19:48 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
