default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDVLSI-DAT 2020: Hsinchu, Taiwan
- 2020 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2020, Hsinchu, Taiwan, August 10-13, 2020. IEEE 2020, ISBN 978-1-7281-6083-2
- Shyue-Kung Lu, Zeng-Long Tsai, Chun-Lung Hsu, Chi-Tien Sun:
Fault-Aware ECC Techniques for Reliability Enhancement of Flash Memory. 1-2 - Herming Chiueh, Chia-Hsiang Yang, Charles H.-P. Wen
, Chao-Guang Yang, Po-Hao Chien, Ching-Yang Hung, Yu-Jui Chen, Yao-Pin Wang, Chin-Fong Chiu, Jer Lin:
Radiation-Harden RISC Processor for Micro-Satellites in Standard CMOS. 1-2 - Ching-Hwa Cheng, Jiun-In Guo:
Low-Power 3D-PCB Stacking System Design and Validation by Automatic Voltage-Current Scalable Technique. 1-2 - Kea-Tiong Tang:
Breath Analysis for Early Detection and Rapid Diagnosis of Diseases for Preventive Medicine. 1 - Yih Wang:
Memory for Data-Centric Computing: A Technology Perspective. 1 - Sherief Reda:
Overview of the OpenROAD Digital Design Flow from RTL to GDS. 1 - Dana Neustadter:
Security Done Right: Start at the Heart of the SoC. 1 - Tong-Yu Hsieh, Hsin-Yung Shen, Chia-Teng Hsu:
Cost-Effective Reliable Edge Computing Hardware Design Based on Module Simplification and Duplication: A Case Study on Vehicle Detection Based on Support Vector Machine. 1-4 - Kiyotaka Sasagawa, Makito Haruta, Yasumi Ohta, Hironari Takehara, Jun Ohta:
Miniaturized CMOS imaging device for implantable applications. 1 - Ofir Sharoni, Yael Sufrin, Avi Cohen, Rolf Seltmann, Aravind Narayana, Thomas Thamm:
Excursion Prevention Strategyto Increase Chip Performance by Photomask Tuning. 1 - Hsin-I Wu, Ren-Song Tsay, Fong-Yuan Chang:
CORONA: A k-COnnected RObust Interconnection Network Generation Algorithm. 1-4 - Jerald Yoo:
Wearables to Electronics: The Key Enabler for Personalized Healthcare. 1 - Jinn-Shyan Wang, Chien-Tung Liu, Chao-Hsiang Wang:
Low-Active-Energy and Low-Standby-Power Sub-threshold ROM for IoT Edge Sensing Systems. 1-4 - Wen-Pin Hsu:
Intelligent Document Recognition on Financial Process Automation. 1 - Po-Yu Li, Wei-En Lee, Ching-Tzung Lin, Li-Te Wu, Tsung-Hsien Lin:
A CMOS Temperature Sensor Based on a Chopped Continuous-Time Delta-Sigma Modulator. 1-2 - Chun-Yu Lin, Tun-Ju Wang, Yu-Ting Hung, Tsung-Hsien Lin:
A 1-200MHz Multiple Output Fractional Divider Using Phase Rotating Technique. 1-2 - Wen-Chiang Chen:
5G mmWAVE Technology Design Challenges and Development Trends. 1-4 - Koji Nii, Yasuhiro Taniguchi, Kosuke Okuyama:
A Cost-Effective Embedded Nonvolatile Memory with Scalable LEE Flash®-G2 SONOS for Secure IoT and Computing-in-Memory (CiM) Applications. 1-4 - Chi-Yun Yang, Yang-Ming Yeh, Yi-Chang Lu:
Hardware Architecture and Implementation of Clustered Tensor Approximation for Multi-Dimensional Visual Data. 1-3 - Shen-Fu Hsiao, Yu-Hong Chen:
Flexible Multi-Precision Accelerator Design for Deep Convolutional Neural Networks Considering Both Data Computation and Communication. 1-4 - Yong-Yu Lin, Fan-ta Chen, Wei-Zen Chen:
A Millimeter-Wave Frequency Synthesizer for 60 GHz Wireless Interconnect. 1-2 - Yung-Hui Chung, Qi-Feng Zeng:
A 12-bit 100-kS/s SAR ADC for IoT Applications. 1-4 - Chih-Hsiang Hsu, Shao-Yun Fang:
Stitch-Aware Routing Considering Smart Boundary for Multiple E-Beam Lithography. 1-4 - Charlie Hong-Men Su:
The Rise of RISC-V from Edge to Cloud. 1 - Chia-Hsiang Yang:
AI Acceleration with RISC-V for Edge Computing. 1 - Ming-Da Tsai, Song-Yu Yang, Chi-Yao Yu, Ping-Yu Chen, Tzung-Han Wu, Mohammed Hassan, Chi-Tsan Chen, Chao-Wei Wang, Yen-Chuan Huang, Li-Han Huang, Wei-Hao Chiu, Anson Lin, Bo-Yu Lin, Arnaud Werquin, Chien-Cheng Lin, Yen-Horng Chen, Jen-Che Tsai, Yuan-Yu Fu, Bernard Tenbroek, Chinq-Shiun Chiu, Yi-Bin Lee, Guang-Kaai Dehng:
RFIC and RF Module for 5G Applications. 1-3 - Hong-Ke Lin, Pin-Han Lin, Chih-Wei Liu:
Design of a High-Throughput and Area-Efficient Ultra-Long FFT Processor. 1-4 - Kai-Min Chang, Yen-Ju Lin, Chia-Liang Wei, Soon-Jyh Chang:
Resistor-Based Temperature Sensing Chip with Digital Output. 1-4 - Mitsumasa Koyanagi:
3D Heterogeneous Integration Technology for AI System. 1 - Yi-Chieh Hsu, Jing-Yuan Lin, Chii-Hwa Wang, Sz-Wei Chou:
An SIMO Step-Down Converter with Coupled Inductor. 1-4 - Ming Khuan Son, Neng-Jian Sim, Tzi-Dar Chiueh:
A Novel Minimum Variance Beamformer and Its Circuit Design for Ultrasound Beamforming. 1-4 - Vivienne Sze:
Efficient Computing for AI and Robotics. 1 - Kea-Tiong Tang:
Computing-In-Memory a Processing-In-Sensor Techniques for Low-Power Edge Devices. 1 - Ming-Chia Chang, Min-Hsuan Wu, Shen-Iuan Liu:
A 500nW-50μ W Indoor Photovoltaic Energy Harvester with Multi-mode MPPT. 1-4 - Yier Jin:
CAD for Security: A Full Reverse Engineering Toolchain from Layout to RTL. 1 - Shu-Ming Liu, Luba Tang, Ning-Chi Huang, Der-Yu Tsai, Ming-Xue Yang, Kai-Chiang Wu:
Fault-Tolerance Mechanism Analysis on NVDLA-Based Design Using Open Neural Network Compiler and Quantization Calibrator. 1-3 - Ryutaro Yasuhara:
TaOx ReRAM as a Highly-Reliable Embedded Memory and Its Application to Edge AI. 1 - Zhen-Cheng Zhang, Chun-Yuan Chiu, Hsiang-Cheng Yuan, Tsung-Hsien Lin:
A 0.5-V, 1.79-μW, 250-kbps Wake-up Receiver for IoT application in 90-nm CMOS. 1-4 - Hung-Hsuan Lin:
AI in Transportation and Video Inference Speedup. 1 - Cheng-Kuang C. K. Lee:
Deep Learning Creativity in EDA. 1 - Zi-Yi Zhao, An-Tai Xiao, Jiun-In Guo:
Video Dehazing Hardware Accelerator Design based on Dark Channel Prior with Sky Preservation. 1-4 - Onur Mutlu:
Intelligent Architectures for Intelligent Machines. 1-4 - Shimeng Yu:
Compute-in-Memory for AI: From Inference to Training. 1 - Tai-Chen Chen, Pei-Yu Lee, Tung-Chieh Chen:
Automatic Floorplanning for AI SoCs. 1-2 - Krishnendu Chakrabarty:
Hardware Trojan Detection at Run-time using Machine-Learning Techniques. 1 - Kun-Chih Jimmy Chen, Zi-Jie Gao:
Integrated Group-based Valuable Sensor Selection Approach for Remaining Machinery Life Estimation in the Future Industry 4.0 Era. 1-4 - Zhe-Ting Liu, Davy P. Y. Wong, Pai H. Chou:
An Imu-Based Wearable Ring For On-Surface Handwriting Recognition. 1-4 - Richard Panek, Jakub Lojda, Jakub Podivinsky, Zdenek Kotásek:
Reliability Analysis of Reconfiguration Controller for FPGA-Based Fault Tolerant Systems: Case Study. 1-4 - Yi-Ru Chen, Hui-Hsin Liao, Chia-Hsuan Chang, Che-Chia Lin, Chao-Lin Lee, Yuan-Ming Chang, Chun-Chieh Yang, Jenq-Kuen Lee:
Experiments and optimizations for TVM on RISC-V Architectures with P Extension. 1-4 - Yi-Qi Lin, Andrew Patterson:
Design Solutions for 5G Power Amplifiers using 0.15μm and 0.25μm GaN HEMTs. 1-3 - Weida Zhu, Xinghai Zhang, Genggeng Liu, Wenzhong Guo, Ting-Chi Wang:
MiniDeviation: An Efficient Multi-Stage Bus-Aware Global Router. 1-4 - Hiroyuki Ito:
Edge-AI Based Cattle Behavior Estimation System for Grazing. 1 - Takehiro Nakamura:
5G Evolution and 6G. 1 - Xiaohua Huang, Bowen Wang, Woogeun Rhee, Zhihua Wang:
A 5.4GHz ΔΣ Bang-Bang PLL with 19dB In-Band Noise Reduction by Using a Nested PLL Filter. 1-2 - Yu-Sian Lin, Soon-Jyh Chang, Chia-Ling Wei:
A Noise-shaping SAR Assisted MASH 2-1 Sigma-Delta Modulator. 1-4 - Tsung-Wei Huang:
Programming Systems for Parallelizing VLSI CAD and Beyond. 1 - Hsiang-Chun Cheng, Yu-Hong Yang, Tai-Cheng Lee:
Analysis and Design of a Self-Charged Crystal Oscillator with Pulse Regulating Feedback Loop. 1-4 - Yingyan Lin:
Bringing Powerful Machine-Learning Systems to Daily-Life Devices via Algorithm-Hardware Co-Design. 1 - Yoshiki Kakuta, Reika Kinoshita, Hiroshi Kinoshita, Chihiro Matsui, Ken Takeuchi:
Real-time Error Monitoring System Considering Endurance and Data-retention Characteristics of TaOX-based ReRAM Storage with Workloads at Data Centers. 1-4 - Yu-Jung Wang, Siou-Lin You, Zhen-Hao Zhu, Wei-Ting Lin, Cheng-You Ho, Chi-Lun Hsu, Chun-Hsing Lee, Hsi-Pin Ma:
A 24 Mbit/s Red LED-based Visible Light Communication System Employing DCO-OFDM Modulation. 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-07-15 20:53 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
