"Low-Power 3D-PCB Stacking System Design and Validation by Automatic ..."

Ching-Hwa Cheng, Jiun-In Guo (2020)

> Home

Details and statistics

DOI: 10.1109/VLSI-DAT49148.2020.9196244

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/ChengG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/ChengG20
Ching-Hwa Cheng, Jiun-In Guo:
Low-Power 3D-PCB Stacking System Design and Validation by Automatic Voltage-Current Scalable Technique. VLSI-DAT 2020: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.