Остановите войну!
for scientists:
default search action
Search dblp
Full-text search
- > Home
Please enter a search query
- case-insensitive prefix search: default
e.g., sig matches "SIGIR" as well as "signal" - exact word search: append dollar sign ($) to word
e.g., graph$ matches "graph", but not "graphics" - boolean and: separate words by space
e.g., codd model - boolean or: connect words by pipe symbol (|)
e.g., graph|network
Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.
Author search results
no matches
Venue search results
no matches
Refine list
refine by author
- no options
- temporarily not available
refine by venue
- no options
- temporarily not available
refine by type
- no options
- temporarily not available
refine by access
- no options
- temporarily not available
refine by year
- no options
- temporarily not available
Publication search results
found 60 matches
- 2018
- Mohammadamin Ajdari, Pyeongsu Park, Dongup Kwon, Joonsung Kim, Jangwoo Kim:
A Scalable HW-Based Inline Deduplication for SSD Arrays. IEEE Comput. Archit. Lett. 17(1): 47-50 (2018) - Laith M. AlBarakat, Paul V. Gratz, Daniel A. Jiménez:
MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors. IEEE Comput. Archit. Lett. 17(2): 175-178 (2018) - Amjad F. Almatrood, Harpreet Singh:
Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata. IEEE Comput. Archit. Lett. 17(1): 29-32 (2018) - Kevin Angstadt, Jack Wadden, Vinh Dang, Ted Xie, Dan Kramp, Westley Weimer, Mircea Stan, Kevin Skadron:
MNCaRT: An Open-Source, Multi-Architecture Automata-Processing Research and Execution Ecosystem. IEEE Comput. Archit. Lett. 17(1): 84-87 (2018) - Abanti Basak, Xing Hu, Shuangchen Li, Sang Min Oh, Yuan Xie:
Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads. IEEE Comput. Archit. Lett. 17(2): 197-200 (2018) - Esha Choukse, Mattan Erez, Alaa R. Alameldeen:
CompressPoints: An Evaluation Methodology for Compressed Memory Systems. IEEE Comput. Archit. Lett. 17(2): 126-129 (2018) - Zamshed I. Chowdhury, Jonathan D. Harms, S. Karen Khatamifard, Masoud Zabihi, Yang Lv, Andrew Lyle, Sachin S. Sapatnekar, Ulya R. Karpuzcu, Jianping Wang:
Efficient In-Memory Processing Using Spintronics. IEEE Comput. Archit. Lett. 17(1): 42-46 (2018) - Eleftherios-Iordanis Christoforidis, Sotirios Xydis, Dimitrios Soudris:
CF-TUNE: Collaborative Filtering Auto-Tuning for Energy Efficient Many-Core Processors. IEEE Comput. Archit. Lett. 17(1): 25-28 (2018) - Leila Delshadtehrani, Schuyler Eldridge, Sadullah Canakci, Manuel Egele, Ajay Joshi:
Nile: A Programmable Monitoring Coprocessor. IEEE Comput. Archit. Lett. 17(1): 92-95 (2018) - Sang Wook Stephen Do, Michel Dubois:
Core Reliability: Leveraging Hardware Transactional Memory. IEEE Comput. Archit. Lett. 17(2): 105-108 (2018) - Srdjan Durkovic, Zoran Cica:
Birkhoff-Von Neumann Switch Based on Greedy Scheduling. IEEE Comput. Archit. Lett. 17(1): 13-16 (2018) - Stijn Eyerman, Wim Heirman, Kristof Du Bois, Ibrahim Hur:
Multi-Stage CPI Stacks. IEEE Comput. Archit. Lett. 17(1): 55-58 (2018) - Yu Gan, Christina Delimitrou:
The Architectural Implications of Cloud Microservices. IEEE Comput. Archit. Lett. 17(2): 155-158 (2018) - Zacharias Hadjilambrou, Shidhartha Das, Marco A. Antoniades, Yiannakis Sazeides:
Sensing CPU Voltage Noise Through Electromagnetic Emanations. IEEE Comput. Archit. Lett. 17(1): 68-71 (2018) - Morteza Hoseinzadeh:
Flow-Based Simulation Methodology. IEEE Comput. Archit. Lett. 17(1): 51-54 (2018) - Konstantinos Iliakis, Sotirios Xydis, Dimitrios Soudris:
Decoupled MapReduce for Shared-Memory Multi-Core Architectures. IEEE Comput. Archit. Lett. 17(2): 143-146 (2018) - Engin Ipek, Florian Longnos, Shihai Xiao, Wei Yang:
Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM. IEEE Comput. Archit. Lett. 17(2): 139-142 (2018) - Engin Ipek, Florian Longnos, Shihai Xiao, Wei Yang:
Vertical Writes: Closing the Throughput Gap between Deeply Scaled STT-MRAM and DRAM. IEEE Comput. Archit. Lett. 17(2): 151-154 (2018) - Dong-Ik Jeon, Kyeong-Bin Park, Ki-Seok Chung:
HMC-MAC: Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube. IEEE Comput. Archit. Lett. 17(1): 5-8 (2018) - Daejin Jung, Sunjung Lee, Wonjong Rhee, Jung Ho Ahn:
Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping. IEEE Comput. Archit. Lett. 17(1): 72-75 (2018) - Myoungsoo Jung, Jie Zhang, Ahmed H. M. O. Abulila, Miryeong Kwon, Narges Shahidi, John Shalf, Nam Sung Kim, Mahmut T. Kandemir:
SimpleSSD: Modeling Solid State Drives for Holistic System Simulation. IEEE Comput. Archit. Lett. 17(1): 37-41 (2018) - Manolis Kaliorakis, Athanasios Chatzidimitriou, George Papadimitriou, Dimitris Gizopoulos:
Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions. IEEE Comput. Archit. Lett. 17(2): 109-112 (2018) - S. Karen Khatamifard, M. Hassan Najafi, Ali Ghoreyshi, Ulya R. Karpuzcu, David J. Lilja:
On Memory System Design for Stochastic Computing. IEEE Comput. Archit. Lett. 17(2): 117-121 (2018) - S. Karen Khatamifard, Longfei Wang, Selçuk Köse, Ulya R. Karpuzcu:
A New Class of Covert Channels Exploiting Power Management Vulnerabilities. IEEE Comput. Archit. Lett. 17(2): 201-204 (2018) - Soroosh Khoram, Yue Zha, Jing Li:
An Alternative Analytical Approach to Associative Processing. IEEE Comput. Archit. Lett. 17(2): 113-116 (2018) - Seikwon Kim, Wonsang Kwak, Changdae Kim, Jaehyuk Huh:
Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction. IEEE Comput. Archit. Lett. 17(2): 130-133 (2018) - Jihun Kim, Joonsung Kim, Pyeongsu Park, Jong Kim, Jangwoo Kim:
SSD Performance Modeling Using Bottleneck Analysis. IEEE Comput. Archit. Lett. 17(1): 80-83 (2018) - Chinam Kim, Hyukjun Lee:
A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup. IEEE Comput. Archit. Lett. 17(2): 246-249 (2018) - Donald Kline Jr., Rami G. Melhem, Alex K. Jones:
Counter Advance for Reliable Encryption in Phase Change Memory. IEEE Comput. Archit. Lett. 17(2): 209-212 (2018) - Sushant Kondguli, Michael C. Huang:
Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance. IEEE Comput. Archit. Lett. 17(2): 205-208 (2018)
skipping 30 more matches
loading more results
failed to load more results, please try again later
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
retrieved on 2024-05-11 03:33 CEST from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint