default search action

combined dblp search
author search
venue search
publication search

ask others

Tarun Goel

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2020
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/sai/WallerG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sai/WallerG20
Jonathan Waller, Tarun Goel:
A Logic-Based Agent Modelling Paradigm for Investment in Derivatives Markets. SAI (2) 2020: 169-180

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2019
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/iet-cds/PandeyGK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/PandeyGK19
Jai Gopal Pandey, Tarun Goel, Abhijit Karmakar:
Hardware architectures for PRESENT block cipher and their FPGA implementations. IET Circuits Devices Syst. 13(7): 958-969 (2019)
2018
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/socc/PandeyGNMKS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/PandeyGNMKS18
Jai Gopal Pandey, Tarun Goel, Mausam Nayak, Chhavi Mitharwal, Abhijit Karmakar, Raj Singh:
A High-Performance VLSI Architecture of the Present Cipher and its Implementations for SoCs. SoCC 2018: 96-101
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/PandeyGNMKVKS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PandeyGNMKVKS18
Jai Gopal Pandey, Tarun Goel, Mausam Nayak, Chhavi Mitharwal, Sajid Khan, Santosh Kumar Vishvakarma, Abhijit Karmakar, Raj Singh:
A VLSI Architecture for the PRESENT Block Cipher with FPGA and ASIC Implementations. VDAT 2018: 210-220
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/PandeyGK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/PandeyGK18
Jai Gopal Pandey, Tarun Goel, Abhijit Karmakar:
A High-Performance and Area-Efficient VLSI Architecture for the PRESENT Lightweight Cipher. VLSID 2018: 392-397
2017
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/PandeyGK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PandeyGK17
Jai Gopal Pandey, Tarun Goel, Abhijit Karmakar:
An Efficient VLSI Architecture for PRESENT Block Cipher and Its FPGA Implementation. VDAT 2017: 270-278

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.