default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroelectronics Journal, Volume 74
Volume 74, April 2018
- Zhao Wang, Biao Chen, Lei Zhu, Yanqi Zheng, Jianping Guo, Dihu Chen, Marco Ho
, Ka Nang Leung:
A 3.3-MHz fast-response load-dependent-on/off-time buck-boost DC-DC converter with low-noise hybrid full-wave current sensor. 1-12 - C. Venkataiah, K. Satyaprasad, T. Jayachandra Prasad:
Signal integrity analysis for coupled SWCNT interconnects using stable recursive algorithm. 13-23 - Abolfazl Zokaei, Amir Amirabadi:
A 65 nm linear broad-band differential Low Noise Amplifier using post distortion technique. 24-33 - Xicai Yue, Jiaqi V. Huang, Holger G. Krapp, Emmanuel M. Drakakis:
An implantable mixed-signal CMOS die for battery-powered in vivo blowfly neural recordings. 34-42 - Ding Li, Yue Xu, Tingcheng Zhao:
A novel compact analog counter for high density SPAD array imagers. 43-48 - Majid Amini Valashani, Mehdi Ayat, Sattar Mirzakuchaki:
Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder. 49-59 - Bahram Jafari, Samad Sheikhaei:
Pseudo-impulse tail current shaping for phase noise reduction in CMOS LC oscillators. 60-68 - Mahdi Barati, Mohammad Yavari:
A power conversion chain with an internally-set voltage reference and reusing the power receiver coil for wireless bio-implants. 69-78 - Yasser Rezaeiyan, Milad Zamani, Omid Shoaei, Wouter A. Serdijn:
A 0.5 μA/Channel front-end for implantable and external ambulatory ECG recorders. 79-85 - Wei Wei Qin, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins:
Quick and cost-efficient A/D converter static characterization using low-precision testing signal. 86-93 - Aliasghar Bagheri-Soulla, M. B. Ghaznavi-Ghoushchi:
A high-precision time-domain RRAM state control approach. 94-105 - Taeyoung Kim, Zao Liu, Sheldon X.-D. Tan:
Dynamic reliability management based on resource-based EM modeling for multi-core microprocessors. 106-115 - Vijay Savani, N. M. Devashrayee:
Design and analysis of low-power high-speed shared charge reset technique based dynamic latch comparator. 116-126 - Hossam Hassan, Sameh Ibrahim, HyungWon Kim:
Power-Gating Sub-Threshold Source-Coupled Logic (PG-STSCL) circuits for ultra-low-power applications. 127-140
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-10-22 02:19 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
