"Statistical Timing and Power Optimization of Architecture and Device for ..."

Lerong Cheng et al. (2012)

> Home

Details and statistics

DOI: 10.1145/2209285.2209288

access: closed

type: Journal Article

metadata version: 2020-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/ChengXGLWH12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/ChengXGLWH12
Lerong Cheng, Wenyao Xu, Fang Gong, Yan Lin, Ho-Yan Wong, Lei He:
Statistical Timing and Power Optimization of Architecture and Device for FPGAs. ACM Trans. Reconfigurable Technol. Syst. 5(2): 9:1-9:19 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.