"Clock-Gated Variable Frequency Signaling to Alleviate Power Supply Noise ..."

Pritam Bhattacharjee et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCAD.2021.3099438

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/BhattacharjeeRB22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/BhattacharjeeRB22
Pritam Bhattacharjee, Prerna Rana, Bidyut K. Bhattacharyya, Alak Majumder:
Clock-Gated Variable Frequency Signaling to Alleviate Power Supply Noise in a Packaged IC. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(6): 1704-1715 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.