"A Bang-Bang Clock and Data Recovery Using Mixed Mode Adaptive Loop Gain ..."

Hyung-Joon Jeon et al. (2013)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2253414

access: closed

type: Journal Article

metadata version: 2024-07-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/JeonKLKS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JeonKLKS13
Hyung-Joon Jeon, Raghavendra Kulkarni, Yung-Chung Lo, Jusung Kim, José Silva-Martínez:
A Bang-Bang Clock and Data Recovery Using Mixed Mode Adaptive Loop Gain Strategy. IEEE J. Solid State Circuits 48(6): 1398-1415 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.