"A 7nm 2.1GHz Dual-Port SRAM with WL-RC Optimization and ..."

Hidehiro Fujiwara et al. (2019)
a service of Schloss Dagstuhl - Leibniz Center for Informatics