Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Gate level representation of ECL circuits for fault modeling."

Sankaran M. Menon, Anura P. Jayasumana, Yashwant K. Malaiya (1991)

> Home

Details and statistics

DOI: 10.1109/GLSV.1991.143989

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/MenonJM91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/MenonJM91
Sankaran M. Menon, Anura P. Jayasumana, Yashwant K. Malaiya:
Gate level representation of ECL circuits for fault modeling. Great Lakes Symposium on VLSI 1991: 330-331

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.