"Scaling CMOS beyond Si FinFET: an analog/RF perspective."

Bertrand Parvais et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ESSDERC.2018.8486857

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/essderc/ParvaisHSWMJDLV18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/ParvaisHSWMJDLV18
Bertrand Parvais, Geert Hellings, Marko Simicic, Pieter Weckx, Jérôme Mitard, Doyoung Jang, V. Deshpande, B. van Liempc, Anabela Veloso, A. Vandooren, Niamh Waldron, Piet Wambacq, Nadine Collaert, Diederik Verkest:
Scaling CMOS beyond Si FinFET: an analog/RF perspective. ESSDERC 2018: 158-161

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.