"Novel gate-voltage-bias techniques for gate-coupled MOS (GCMOS) ESD ..."

Guangyi Lu et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ASICON.2013.6811960

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/LuWCJZZ13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/LuWCJZZ13
Guangyi Lu, Yuan Wang, Jian Cao, Song Jia, Ganggang Zhang, Xing Zhang:
Novel gate-voltage-bias techniques for gate-coupled MOS (GCMOS) ESD protection circuits. ASICON 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.