Stop the war!Остановите войну!
for scientists:
Google
Google Scholar
Semantic Scholar
IA Scholar
CiteSeerX
ORCIDZhongfeng Wang
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2022
[j116]Ruijia Yuan, Tianjiao Xie
, Zhongfeng Wang:
A Reliability Profile Based Low-Complexity Dynamic Schedule LDPC Decoding. IEEE Access 10: 3390-3399 (2022)- [j115]Huanmei Qin, Fei Zheng, Binhai Yu, Zhongfeng Wang:
Analysis of the Effect of Demand-Driven Dynamic Parking Pricing on on-Street Parking Demand. IEEE Access 10: 70092-70103 (2022) - [j114]Jiapeng Luo, Zhongfeng Wang:
Automatically search an optimal face detector for a specific deployment environment. EURASIP J. Adv. Signal Process. 2022(1): 43 (2022) - [j113]Shuo Liang, Suipeng Xie, Xingcheng Liu, Zhongfeng Wang:
LDPC decoding with locally informed dynamic scheduling based on the law of large numbers. IET Commun. 16(6): 634-648 (2022) - [j112]Jing Tian, Piaoyang Wang, Zhe Liu, Jun Lin, Zhongfeng Wang, Johann Großschädl:
Efficient Software Implementation of the SIKE Protocol Using a New Data Representation. IEEE Trans. Computers 71(3): 670-683 (2022) - [j111]Zhuang Shao, Xiaoliang Chen, Li Du, Lei Chen, Yuan Du, Wei Zhuang, Huadong Wei, Chenjia Xie, Zhongfeng Wang:
Memory-Efficient CNN Accelerator Based on Interlayer Feature Map Compression. IEEE Trans. Circuits Syst. I Regul. Pap. 69(2): 668-681 (2022) - [j110]Xiao Wu, Yufei Ma, Meiqi Wang, Zhongfeng Wang:
A Flexible and Efficient FPGA Accelerator for Various Large-Scale and Lightweight CNNs. IEEE Trans. Circuits Syst. I Regul. Pap. 69(3): 1185-1198 (2022) - [j109]Suwen Song, Zhongfeng Wang:
An Area-Efficient Message Passing Detector for Massive MIMO Systems. IEEE Trans. Circuits Syst. I Regul. Pap. 69(4): 1751-1764 (2022) - [j108]Zhiyuan Chen, Yufei Ma, Zhongfeng Wang:
Hybrid Stochastic-Binary Computing for Low-Latency and High-Precision Inference of CNNs. IEEE Trans. Circuits Syst. I Regul. Pap. 69(7): 2707-2720 (2022) - [j107]Yuxing Chen, Hangxuan Cui, Zhongfeng Wang:
High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements. IEEE Trans. Circuits Syst. II Express Briefs 69(3): 1069-1073 (2022) - [j106]Meiqi Wang, Liulu He, Jun Lin, Zhongfeng Wang:
Rethinking Adaptive Computing: Building a Unified Model Complexity-Reduction Framework With Adversarial Robustness. IEEE Trans. Neural Networks Learn. Syst. 33(4): 1803-1810 (2022) - [j105]Jinming Lu, Jian Huang, Zhongfeng Wang:
THETA: A High-Efficiency Training Accelerator for DNNs With Triple-Side Sparsity Exploration. IEEE Trans. Very Large Scale Integr. Syst. 30(8): 1034-1046 (2022) - [j104]Yichuan Bai, Mingzhe Jiang, Qingyu Zhu, Xiaoliang Chen, Yuan Du, Li Du, Zhongfeng Wang:
An Efficient High-Throughput Structured-Light Depth Engine. IEEE Trans. Very Large Scale Integr. Syst. 30(8): 1047-1058 (2022) - [c167]Xun Jiang, Jiarui Wang, Yibo Lin, Zhongfeng Wang:
FPGA-Accelerated Maze Routing Kernel for VLSI Designs. ASP-DAC 2022: 592-597 - [c166]Luyi Li, Jiayi Huang, Lang Feng, Zhongfeng Wang:
PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender. DATE 2022: 1509-1514 - [i17]Lang Feng, Wenjian Liu, Chuliang Guo, Ke Tang, Cheng Zhuo, Zhongfeng Wang:
GANDSE: Generative Adversarial Network based Design Space Exploration for Neural Network Accelerator Design. CoRR abs/2208.00800 (2022) - 2021
- [j103]Suwen Song, Jing Tian, Jun Lin, Zhongfeng Wang:
An Improved Reliability-Based Decoding Algorithm for NB-LDPC Codes. IEEE Commun. Lett. 25(4): 1153-1157 (2021) - [j102]Hangxuan Cui, Suwen Song, Zhongfeng Wang:
An Improved Method for Performance Analysis of Generalized Integrated Interleaved Codes. IEEE Commun. Lett. 25(10): 3166-3169 (2021) - [j101]Zhipeng Pan, Jing Lei, Lei Wen, Chaojing Tang, Zhongfeng Wang:
Low-complexity sphere decoding for MIMO-SCMA systems. IET Commun. 15(4): 537-545 (2021) - [j100]Chunhe Song, Wenxiang Xu, Guangjie Han, Peng Zeng, Zhongfeng Wang, Shimao Yu:
A Cloud Edge Collaborative Intelligence Method of Insulator String Defect Detection for Power IIoT. IEEE Internet Things J. 8(9): 7510-7520 (2021) - [j99]Shijie Cui, Peng Zeng, Zhongfeng Wang, Yue Zuo:
Adaptive Current Protection Technology for Distribution Network with Distributed Power Sources Based on Local Information. Mob. Inf. Syst. 2021: 5137749:1-5137749:8 (2021) - [j98]Jinming Lu, Chao Fang, Mingyang Xu, Jun Lin, Zhongfeng Wang:
Evaluations on Deep Neural Networks Training Using Posit Number System. IEEE Trans. Computers 70(2): 174-187 (2021) - [j97]Hangxuan Cui, Fakhreddine Ghaffari, Khoa Le, David Declercq, Jun Lin, Zhongfeng Wang:
Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes. IEEE Trans. Circuits Syst. I Regul. Pap. 68(2): 879-891 (2021) - [j96]Shuang Liang, Siyuan Lu, Jun Lin, Zhongfeng Wang:
Low-Latency Hardware Accelerator for Improved Engle-Granger Cointegration in Pairs Trading. IEEE Trans. Circuits Syst. I Regul. Pap. 68(7): 2911-2924 (2021) - [j95]Xiaoru Xie, Jun Lin, Zhongfeng Wang, Jinghe Wei:
An Efficient and Flexible Accelerator Design for Sparse Convolutional Neural Networks. IEEE Trans. Circuits Syst. I Regul. Pap. 68(7): 2936-2949 (2021) - [j94]Hui Qian, Xinxin Song, Dengji Li, Zhongfeng Wang:
Generalized Analog-to-Information Converter With Analysis Sparse Prior. IEEE Trans. Circuits Syst. I Regul. Pap. 68(9): 3574-3586 (2021) - [j93]Jing Tian, Bo Wu, Zhongfeng Wang:
High-Speed FPGA Implementation of SIKE Based on an Ultra-Low-Latency Modular Multiplier. IEEE Trans. Circuits Syst. I Regul. Pap. 68(9): 3719-3731 (2021) - [j92]Jing Tian, Jun Lin, Zhongfeng Wang:
Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography. IEEE Trans. Very Large Scale Integr. Syst. 29(2): 359-371 (2021) - [j91]Muhan Zheng, Yuanyong Luo, Hongbing Pan, Zhongfeng Wang, Yuan Xue:
CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter. J. Signal Process. Syst. 93(6): 617-629 (2021) - [c165]Tianqi Su, Meiqi Wang, Zhongfeng Wang:
Federated Regularization Learning: an Accurate and Safe Method for Federated Learning. AICAS 2021: 1-4 - [c164]Junhan Zhu, Xiaoliang Chen, Li Du, Haoran Geng, Yichuan Bai, Yuandong Li, Yuan Du, Zhongfeng Wang:
Flexible-width Bit-level Compressor for Convolutional Neural Network. AICAS 2021: 1-4 - [c163]Xiao Hu, Minghao Li, Jing Tian, Zhongfeng Wang:
DARM: A Low-Complexity and Fast Modular Multiplier for Lattice-Based Cryptography. ASAP 2021: 175-178 - [c162]Keli Xie, Siyuan Lu, Meiqi Wang, Zhongfeng Wang:
Elbert: Fast Albert with Confidence-Window Based Early Exit. ICASSP 2021: 7713-7717 - [c161]Huihong Shi, Wendong Mao, Zhongfeng Wang:
LITNet: A Light-weight Image Transform Net for Image Style Transfer. IJCNN 2021: 1-8 - [c160]Kai Chen, Yimin Huang, Yuan Du, Zhuang Shao, Xingyu Gu, Li Du, Zhongfeng Wang:
A DNN Optimization Framework with Unlabeled Data for Efficient and Accurate Reconfigurable Hardware Inference. ISCAS 2021: 1-5 - [c159]Chao Fang, Liulu He, Haonan Wang, Jinghe Wei, Zhongfeng Wang:
Accelerating 3D Convolutional Neural Networks Using 3D Fast Fourier Transform. ISCAS 2021: 1-5 - [c158]Yubo Shi, Meiqi Wang, Siyi Chen, Jinghe Wei, Zhongfeng Wang:
Transform-Based Feature Map Compression for CNN Inference. ISCAS 2021: 1-5 - [c157]Yifeng Song, Xiao Hu, Wenhao Wang, Jing Tian, Zhongfeng Wang:
High-Speed and Scalable FPGA Implementation of the Key Generation for the Leighton-Micali Signature Protocol. ISCAS 2021: 1-5 - [c156]Danyang Zhu, Jing Tian, Zhongfeng Wang:
Low-Latency Architecture for the Parallel Extended GCD Algorithm of Large Numbers. ISCAS 2021: 1-5 - [c155]Yimin Huang, Kai Chen, Zhuang Shao, Yichuan Bai, Yafeng Huang, Yuan Du, Li Du, Zhongfeng Wang:
LSMQ: A Layer-Wise Sensitivity-Based Mixed-Precision Quantization Method for Bit-Flexible CNN Accelerator. ISOCC 2021: 256-257 - [c154]Keyue Deng, Hangxuan Cui, Jun Lin, Zhongfeng Wang:
Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes. ISVLSI 2021: 55-60 - [c153]Tongtong Yin, Wendong Mao, Jinming Lu, Zhongfeng Wang:
A Reconfigurable Accelerator for Generative Adversarial Network Training Based on FPGA. ISVLSI 2021: 144-149 - [c152]Luyi Li, Jun Lin, Zhongfeng Wang:
PipeBSW: A Two-Stage Pipeline Structure for Banded Smith-Waterman Algorithm on FPGA. ISVLSI 2021: 182-187 - [c151]Haikuo Shao, Jinming Lu, Jun Lin, Zhongfeng Wang:
An FPGA-Based Reconfigurable Accelerator for Low-Bit DNN Training. ISVLSI 2021: 254-259 - [c150]Chunyu Wang, Jiapeng Luo, Zhongfeng Wang:
A Stage-wise Conversion Strategy for Low-Latency Deformable Spiking CNN. SiPS 2021: 1-6 - [c149]Shize Zhao, Liulu He, Xiaoru Xie, Jun Lin, Zhongfeng Wang:
Automatic Generation of Dynamic Inference Architecture for Deep Neural Networks. SiPS 2021: 117-122 - [c148]Yue Yu, Jiapeng Luo, Wendong Mao, Zhongfeng Wang:
A Memory-Efficient Hardware Architecture for Deformable Convolutional Networks. SiPS 2021: 140-145 - [i16]Keli Xie, Siyuan Lu, Meiqi Wang, Zhongfeng Wang:
Elbert: Fast Albert with Confidence-Window Based Early Exit. CoRR abs/2107.00175 (2021) - [i15]Zhuang Shao, Xiaoliang Chen, Li Du, Lei Chen, Yuan Du, Wei Zhuang, Huadong Wei, Chenjia Xie, Zhongfeng Wang:
Memory-Efficient CNN Accelerator Based on Interlayer Feature Map Compression. CoRR abs/2110.06155 (2021) - [i14]Xian Wei, Yanhui Huang, Yangyu Xu, Mingsong Chen, Hai Lan, Yuanxiang Li, Zhongfeng Wang, Xuan Tang:
Learning Robust and Lightweight Model through Separable Structured Transformations. CoRR abs/2112.13551 (2021) - [i13]Yifeng Song, Danyang Zhu, Jing Tian, Zhongfeng Wang:
A High-Speed Architecture for the Reduction in VDF Based on a Class Group. IACR Cryptol. ePrint Arch. 2021: 949 (2021) - 2020
- [j90]Zidi Qin, Yuou Qiu, Muhan Zheng, Hongxi Dong, Zhonghai Lu, Zhongfeng Wang, Hongbing Pan:
A Universal Approximation Method and Optimized Hardware Architectures for Arithmetic Functions Based on Stochastic Computing. IEEE Access 8: 46229-46241 (2020) - [j89]Chunhe Song, Wenxiang Xu, Zhongfeng Wang, Shimao Yu, Peng Zeng, Zhaojie Ju:
Analysis on the Impact of Data Augmentation on Target Recognition for UAV-Based Transmission Line Inspection. Complex. 2020: 3107450:1-3107450:11 (2020) - [j88]Wenjie Li, Jun Lin, Zhongfeng Wang:
Multi-Layer Generalized Integrated Interleaved Codes. IEEE Commun. Lett. 24(9): 1880-1884 (2020) - [j87]Yong-Sheng Yin, Kangkang Sun, Hongmei Chen, Xiaolei Wang, Lu Liu, Honghui Deng, Xu Meng, Kun Li, Zhongfeng Wang:
Calibration of timing mismatch in TIADC based on monotonicity detecting of sampled data. IEICE Electron. Express 17(3): 20190699 (2020) - [j86]Jiapeng Luo, Jiaying Liu, Jun Lin, Zhongfeng Wang:
A lightweight face detector by integrating the convolutional neural network with the image pyramid. Pattern Recognit. Lett. 133: 180-187 (2020) - [j85]Jing Tian, Suwen Song, Jun Lin, Zhongfeng Wang:
Optimized Trellis-Based Min-Max Decoder for NB-LDPC Codes. IEEE Trans. Circuits Syst. II Express Briefs 67-II(1): 57-61 (2020) - [j84]Yuxing Chen, Hangxuan Cui, Jun Lin, Zhongfeng Wang:
Fine-Grained Bit-Flipping Decoding for LDPC Codes. IEEE Trans. Circuits Syst. II Express Briefs 67-II(5): 896-900 (2020) - [j83]Suwen Song, Hangxuan Cui, Jing Tian, Jun Lin, Zhongfeng Wang:
A Novel Iterative Reliability-Based Majority-Logic Decoder for NB-LDPC Codes. IEEE Trans. Circuits Syst. II Express Briefs 67-II(8): 1399-1403 (2020) - [j82]Wenjian Liu, Jun Lin, Zhongfeng Wang:
A Precision-Scalable Energy-Efficient Convolutional Neural Network Accelerator. IEEE Trans. Circuits Syst. 67-I(10): 3484-3497 (2020) - [j81]Danyang Zhu, Siyuan Lu, Meiqi Wang, Jun Lin, Zhongfeng Wang:
Efficient Precision-Adjustable Architecture for Softmax Function in Deep Learning. IEEE Trans. Circuits Syst. 67-II(12): 3382-3386 (2020) - [j80]Zidi Qin, Yuou Qiu, Huaqing Sun, Zhonghai Lu, Zhongfeng Wang, Qinghong Shen, Hongbing Pan:
A Novel Approximation Methodology and Its Efficient VLSI Implementation for the Sigmoid Function. IEEE Trans. Circuits Syst. 67-II(12): 3422-3426 (2020) - [j79]Yuxuan Wang, Yuanyong Luo, Zhongfeng Wang, Qinghong Shen, Hongbing Pan:
GH CORDIC-Based Architecture for Computing $N$ th Root of Single-Precision Floating-Point Number. IEEE Trans. Very Large Scale Integr. Syst. 28(4): 864-875 (2020) - [j78]Wendong Mao, Jun Lin, Zhongfeng Wang:
F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration. IEEE Trans. Very Large Scale Integr. Syst. 28(8): 1867-1880 (2020) - [j77]Hangxuan Cui, Jun Lin, Zhongfeng Wang:
Information Storage Bit-Flipping Decoder for LDPC Codes. IEEE Trans. Very Large Scale Integr. Syst. 28(11): 2464-2468 (2020) - [j76]Yi Zhou, Phee Lep Yeoh, Cunhua Pan, Kezhi Wang, Maged Elkashlan, Zhongfeng Wang, Branka Vucetic, Yonghui Li:
Offloading Optimization for Low-Latency Secure Mobile Edge Computing Systems. IEEE Wirel. Commun. Lett. 9(4): 480-484 (2020) - [c147]Liulu He, Xiaoru Xie, Jun Lin, Zhongfeng Wang:
Efficient FPGA design for Convolutions in CNN based on FFT-pruning. APCCAS 2020: 27-30 - [c146]Danyang Zhu, Yifeng Song, Jing Tian, Zhongfeng Wang, Haobo Yu:
An Efficient Accelerator of the Squaring for the Verifiable Delay Function Over a Class Group. APCCAS 2020: 137-140 - [c145]Xiao Hu, Jing Tian, Zhongfeng Wang:
Fast Permutation Architecture on Encrypted Data for Secure Neural Network Inference. APCCAS 2020: 141-144 - [c144]Jiayu Wen, Yufei Ma, Zhongfeng Wang:
An Efficient FPGA Accelerator Optimized for High Throughput Sparse CNN Inference. APCCAS 2020: 165-168 - [c143]Chao Ni, Jinming Lu, Jun Lin, Zhongfeng Wang:
LBFP: Logarithmic Block Floating Point Arithmetic for Deep Neural Networks. APCCAS 2020: 201-204 - [c142]Yufei Ma, Yuan Du, Li Du, Jun Lin, Zhongfeng Wang:
In-Memory Computing: The Next-Generation AI Computing Paradigm. ACM Great Lakes Symposium on VLSI 2020: 265-270 - [c141]Zhiyuan Chen, Yufei Ma, Zhongfeng Wang:
Optimizing Stochastic Computing for Low Latency Inference of Convolutional Neural Networks. ICCAD 2020: 90:1-90:7 - [c140]Danlu Zhang, Zhongfeng Wang:
The Application of Improving Particle Group Algorithm in Logistics Path Optimization. ICITE 2020: 556-560 - [c139]Binjing Li, Keli Xie, Siyuan Lu, Jun Lin, Zhongfeng Wang:
LSTM-Based Quantitative Trading Using Dynamic K-Top and Kelly Criterion. IJCNN 2020: 1-8 - [c138]Shuang Liang, Siyuan Lu, Jun Lin, Zhongfeng Wang:
Hardware Accelerator for Engle-Granger Cointegration in Pairs Trading. ISCAS 2020: 1-5 - [c137]Manzhen Wang, Yuanyong Luo, Mengyu An, Yuou Qiu, Muhan Zheng, Zhongfeng Wang, Hongbing Pan:
An Optimized Compression Strategy for Compressor-Based Approximate Multiplier. ISCAS 2020: 1-5 - [c136]Yujie Zhang, Jiajun Wu, Minghao Li, Jun Lin, Zhongfeng Wang:
A Three-Level Scoring System for Fast Similarity Evaluation Based on Smith-Waterman Algorithm. ISCAS 2020: 1-5 - [c135]Chenhui Feng, Hui Qian, Zhongfeng Wang:
An Implementation of Pre-Quantized Random Demodulator Based on Amplitude-to-Pulse Converter. ISVLSI 2020: 206-211 - [c134]Bo Wu, Jing Tian, Xiao Hu, Zhongfeng Wang:
A Novel Modular Multiplier for Isogeny-Based Post-Quantum Cryptography. ISVLSI 2020: 334-339 - [c133]Hui Zhang, Wei Wu, Yufei Ma, Zhongfeng Wang:
Efficient Hardware Post Processing of Anchor-Based Object Detection on FPGA. ISVLSI 2020: 580-585 - [c132]Jing Zeng, Jun Lin, Zhongfeng Wang:
A Serial Maximum-likelihood Detection Algorithm for Massive MIMO Systems. NEWCAS 2020: 78-81 - [c131]Peixiang Yang, Wendong Mao, Jun Lin, Zhongfeng Wang:
A Computation-Efficient Solution for Acceleration of Generative Adversarial Network. NEWCAS 2020: 210-213 - [c130]Meiqi Wang, Ruixin Xue, Jun Lin, Zhongfeng Wang:
Exploring Quantization in Few-Shot Learning. NEWCAS 2020: 279-282 - [c129]Binjing Li, Fenggui Liu, Jun Lin, Zhongfeng Wang:
Financial Time Series Forecasting Model Based on EMD and Rolling Grey Model. SiPS 2020: 1-6 - [c128]Jinming Lu, Jun Lin, Zhongfeng Wang:
A Reconfigurable DNN Training Accelerator on FPGA. SiPS 2020: 1-6 - [c127]Haonan Wang, Yuchen Mei, Jun Lin, Zhongfeng Wang:
Temporal Residual Feature Learning for Efficient 3D Convolutional Neural Network on Action Recognition Task. SiPS 2020: 1-6 - [c126]Yuchen Mei, Li Du, Xuewen He, Yuan Du, Xiaoliang Chen, Zhongfeng Wang:
A Reconfigurable Permutation Based Address Encryption Architecture for Memory Security. SoCC 2020: 7-12 - [c125]Siyuan Lu, Meiqi Wang, Shuang Liang, Jun Lin, Zhongfeng Wang:
Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer. SoCC 2020: 84-89 - [c124]Yifeng Song, Danyang Zhu, Jing Tian, Zhongfeng Wang:
A High-Speed Architecture for the Reduction in VDF Based on a Class Group. SoCC 2020: 147-152 - [c123]Xiao Wu, Yufei Ma, Zhongfeng Wang:
Efficient Inference of Large-Scale and Lightweight Convolutional Neural Networks on FPGA. SoCC 2020: 168-173 - [c122]Shouliang Guo, Chao Fang, Jun Lin, Zhongfeng Wang:
A Configurable FPGA Accelerator of Bi-LSTM Inference with Structured Sparsity. SoCC 2020: 174-179 - [i12]Siyuan Lu, Meiqi Wang, Shuang Liang, Jun Lin, Zhongfeng Wang:
Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer. CoRR abs/2009.08605 (2020) - [i11]Jing Tian, Jun Lin, Zhongfeng Wang:
Ultra-Fast Modular Multiplication Implementation for Isogeny-Based Post-Quantum Cryptography. IACR Cryptol. ePrint Arch. 2020: 246 (2020) - [i10]Jing Tian, Piaoyang Wang, Zhe Liu, Jun Lin, Zhongfeng Wang, Johann Großschädl:
Faster Software Implementation of the SIKE Protocol Based on A New Data Representation. IACR Cryptol. ePrint Arch. 2020: 660 (2020) - [i9]Jing Tian, Bo Wu, Zhongfeng Wang:
High-Speed FPGA Implementation of the SIKE Based on An Ultra-Low-Latency Modular Multiplier. IACR Cryptol. ePrint Arch. 2020: 1125 (2020)
2010 – 2019
- 2019
- [j75]Xingcheng Liu, Li'e Zi, Dong Yang, Zhongfeng Wang:
Improved Decoding Algorithms of LDPC Codes Based on Reliability Metrics of Variable Nodes. IEEE Access 7: 35769-35778 (2019) - [j74]Jing Tian, Suwen Song, Jun Lin, Zhongfeng Wang:
Efficient T-EMS Based Decoding Algorithms for High-Order LDPC Codes. IEEE Access 7: 50980-50992 (2019) - [j73]Siyuan Lu, Jinming Lu, Jun Lin, Zhongfeng Wang:
A Hardware-Oriented and Memory-Efficient Method for CTC Decoding. IEEE Access 7: 120681-120694 (2019) - [j72]Zhongfeng Wang, Yatong Fu, Chunhe Song, Peng Zeng, Lin Qiao:
Power System Anomaly Detection Based on OCSVM Optimized by Improved Particle Swarm Optimization. IEEE Access 7: 181580-181588 (2019) - [j71]Meiqi Wang, Zhisheng Wang, Jinming Lu, Jun Lin, Zhongfeng Wang:
E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory. IEEE J. Emerg. Sel. Topics Circuits Syst. 9(2): 280-291 (2019) - [j70]Wenjie Li, Jing Tian, Jun Lin, Zhongfeng Wang:
Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders. IEEE Commun. Lett. 23(5): 785-788 (2019) - [j69]Yangcan Zhou, Jun Lin, Zhongfeng Wang:
Improved Fast-SSC-Flip Decoding of Polar Codes. IEEE Commun. Lett. 23(6): 950-953 (2019) - [j68]Yong-Sheng Yin, Liu Liu, Hongmei Chen, Honghui Deng, Xu Meng, Jing-Sheng Wu, Zhongfeng Wang:
A channel multiplexing digital calibration technique for timing mismatch of time-interleaved ADCs. IEICE Electron. Express 16(19): 20190540 (2019) - [j67]Yizhi Wang, Jun Lin, Zhongfeng Wang:
FPAP: A Folded Architecture for Energy-Quality Scalable Convolutional Neural Networks. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(1): 288-301 (2019) - [j66]Yangcan Zhou, Zhiyu Chen, Jun Lin, Zhongfeng Wang:
A High-Speed Successive-Cancellation Decoder for Polar Codes Using Approximate Computing. IEEE Trans. Circuits Syst. II Express Briefs 66-II(2): 227-231 (2019) - [j65]Congyi Zhu, Jun Lin, Zhongfeng Wang:
A New Clock Phase Calibration Method in High-Speed and High-Resolution DACs. IEEE Trans. Circuits Syst. II Express Briefs 66-II(2): 332-336 (2019) - [j64]Congyi Zhu, Jun Lin, Zhongfeng Wang:
Background Calibration of Comparator Offsets in SHA-Less Pipelined ADCs. IEEE Trans. Circuits Syst. II Express Briefs 66-II(2): 357-361 (2019) - [j63]Hangxuan Cui, Jun Lin, Zhongfeng Wang:
An Efficient Post-Processor for Lowering the Error Floor of LDPC Codes. IEEE Trans. Circuits Syst. II Express Briefs 66-II(2): 397-401 (2019) - [j62]Wenjie Li, Jun Lin, Zhongfeng Wang:
A 124-Gb/s Decoder for Generalized Integrated Interleaved Codes. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(8): 3174-3187 (2019) - [j61]Hangxuan Cui, Jun Lin, Zhongfeng Wang:
An Improved Gradient Descent Bit-Flipping Decoder for LDPC Codes. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(8): 3188-3200 (2019) - [j60]Congyi Zhu, Renrong Liang, Jun Lin, Zhongfeng Wang, Li Li:
Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs. IEEE Trans. Very Large Scale Integr. Syst. 27(9): 2008-2020 (2019) - [j59]Yuanyong Luo, Yuxuan Wang, Yajun Ha, Zhongfeng Wang, Siyuan Chen, Hongbing Pan:
Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base. IEEE Trans. Very Large