![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
Mahendra Sakare
Person information
Refine list
![note](https://dblp1.uni-trier.de/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
Journal Articles
- 2024
- [j5]Sahibia Kaur Vohra
, Sherin A. Thomas, Mahendra Sakare
, Devarshi Mrinal Das
:
Circuit implementation of on-chip trainable spiking neural network using CMOS based memristive STDP synapses and LIF neurons. Integr. 95: 102122 (2024) - 2023
- [j4]Mayank Kumar Singh
, Puneet Singh, Upendra Chichhula, Hirensh Mehra, Devarshi Mrinal Das
, Mahendra Sakare
:
A PRBS Generator Using Merged XOR-D Flip-Flop as Building Blocks. Circuits Syst. Signal Process. 42(11): 6813-6828 (2023) - [j3]Sahibia Kaur Vohra
, Sherin A. Thomas
, Shivdeep
, Mahendra Sakare
, Devarshi Mrinal Das
:
Full CMOS Circuit for Brain-Inspired Associative Memory With On-Chip Trainable Memristive STDP Synapse. IEEE Trans. Very Large Scale Integr. Syst. 31(7): 993-1003 (2023) - 2017
- [j2]Mahendra Sakare
:
A Power and Area Efficient Architecture of a PRBS Generator With Multiple Outputs. IEEE Trans. Circuits Syst. II Express Briefs 64-II(8): 927-931 (2017) - 2016
- [j1]Mahendra Sakare
, Sadhu Pavan Kumar, Shalabh Gupta
:
Bandwidth Enhancement of Flip-Flops Using Feedback for High-Speed Integrated Circuits. IEEE Trans. Circuits Syst. II Express Briefs 63-II(8): 768-772 (2016)
Conference and Workshop Papers
- 2023
- [c12]Mayank Kumar Singh, Manish Kumar Gautam, Puneet Singh, R. Nagulapalli, Devarshi Mrinal Das, Mahendra Sakare
:
A Double Cross-Coupled Delay Cell for High-Frequency Differential Ring VCOs. APCCAS 2023: 1-5 - [c11]Sahibia Kaur Vohra, Alex Pappachen James, Mahendra Sakare
, Devarshi Mrinal Das
:
Analysing Mismatch effect of CMOS Neurons in Spiking Neural Network with Winner-take-all Mechanism. NorCAS 2023: 1-7 - [c10]Mayank Kumar Singh
, Puneet Singh, Devarshi Mrinal Das
, Mahendra Sakare
:
A Low Power Differential Delay Cell without Cross-Coupled Latch for Ring VCO. PRIME 2023: 145-148 - 2021
- [c9]Sahibia Kaur Vohra, Sherin A. Thomas
, Mahendra Sakare
, Devarshi Mrinal Das
:
Full CMOS Implementation of Bidirectional Associative Memory Neural Network with Analog Memristive Synapse. MWSCAS 2021: 445-448 - [c8]Mayank Kumar Singh
, Puneet Singh, Devarshi Mrinal Das
, Mahendra Sakare
:
A low power 8 × 27-1 PRBS generator using Exclusive-OR gate merged D flip-flops. MWSCAS 2021: 779-782 - [c7]Puneet Singh, Mayank Kumar Singh
, Vinayak Gopal Hande, Mahendra Sakare
:
Design of a PRBS generator and a serializer using active inductor employed CML latch. MWSCAS 2021: 802-805 - [c6]Sahibia Kaur Vohra, Sherin A. Thomas, Mahendra Sakare
, Devarshi Mrinal Das
:
Analytical Modelling of a CMOS Inter Spike Interval Decoder for Resistive Crossbar based Brain Inspired Computing. VDAT 2021: 1-4 - 2016
- [c5]Mahendra Sakare
:
A Quarter-Rate 27-1 Pseudo-Random Binary Sequence Generator Using Interleaved Architecture. VLSID 2016: 196-201 - [c4]Pragya Maheshwari, Suhas Kaushik, Mahendra Sakare
, Shalabh Gupta
:
A 12.5 Gbps One-Fifth Rate CDR Incorporating a Novel Sampler Based Phase Detector and a DFE. VLSID 2016: 555-556 - 2014
- [c3]Mahendra Sakare
, Shalabh Gupta
:
A high-speed PRBS generator using flip-flops employing feedback for distributed equalization. ISCAS 2014: 746-749 - 2012
- [c2]Mahendra Sakare
, Mohit Singh, Shalabh Gupta
:
A 4 × 20 Gb/s 29-1 PRBS Generator for Testing a High-Speed DAC in 90nm CMOS Technology. VDAT 2012: 252-257 - 2011
- [c1]Mohit Singh, Mahendra Sakare
, Shalabh Gupta:
Testing of high-speed DACs using PRBS generation with "Alternate-Bit-Tapping". DATE 2011: 377-382
Informal and Other Publications
- 2022
- [i1]Sahibia Kaur Vohra, Sherin A. Thomas, Mahendra Sakare
, Devarshi Mrinal Das:
CMOS Circuit Implementation of Spiking Neural Network for Pattern Recognition Using On-chip Unsupervised STDP Learning. CoRR abs/2204.04430 (2022)
Coauthor Index
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-08-07 22:25 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint