Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Vipul Kumar Singhal 0001

Vipul Singhal 0001

> Home > Persons

Person information

affiliation: Kilby Labs, Texas Instruments, Bangalore, India

Other persons with the same name

see FAQ

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2021
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/0001CMMMMC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/0001CMMMMC21
Vipul Singhal, Rajat Chauhan, Vinod Menezes, R. R. Manikandan, Raveesh Magod, Mahesh Mehendale, Anantha P. Chandrakasan:
150nA IQ, Quad Input - Quad Output, Intelligent Integrated Power Management for IoT Applications. VLSID 2021: 169-174

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2019
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/JavvajiSMCP19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JavvajiSMCP19
Sundeep Javvaji, Vipul Singhal, Vinod Menezes, Rajat Chauhan, Shanthi Pavan:
Analysis and Design of a Multi-Step Bias-Flip Rectifier for Piezoelectric Energy Harvesting. IEEE J. Solid State Circuits 54(9): 2590-2600 (2019)
2018
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/JavvajiSMCP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/JavvajiSMCP18
Sundeep Javvaji, Vipul Singhal, Vinod Menezes, Rajat Chauhan, Shanthi Pavan:
Multi-Step Bias-Flip Rectification for Piezoelectric Energy Harvesting. ESSCIRC 2018: 42-45
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/RSCMM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/RSCMM18
R. R. Manikandan, Vipul Kumar Singhal, Rajat Chauhan, Vinod Menezes, Mahesh Mehendale:
A 1.2 pJ/cycle KHz Timer Circuit for Heavily Duty-Cycled Systems. VLSID 2018: 171-176
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/Sankaranarayanan18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/Sankaranarayanan18
Sowmya Sankaranarayanan, Kulkarni Chaitali Vinod, Aswanth Sreekumar, Tonse Laxminidhi, Vipul Singhal, Rajat Chauhan:
Single Inductor Dual Output Buck Converter for Low Power Applications and Its Stability Analysis. VLSID 2018: 347-352
2015
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/SinghalMCM15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SinghalMCM15
Vipul Kumar Singhal, Vinod Menezes, Srinivasa Chakravarthy, Mahesh Mehendale:
8.3 A 10.5μA/MHz at 16MHz single-cycle non-volatile memory access microcontroller with full state retention at 108nA in a 90nm process. ISSCC 2015: 1-3
2013
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/SinghalDMP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/SinghalDMP13
Vipul Singhal, Ayon Dey, Suresh Mallala, Somshubhra Paul:
A Methodology for Early and Accurate Analysis of Inrush and Latency Tradeoffs during Power-Domain Wakeup. VDAT 2013: 294-303

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.