Dukha Park

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Jinyoung Kim

> Home > Persons > Dukha Park

Publications

2010
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/SongKYKKCKKPKTPKLOJYPOKJ10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SongKYKKCKKPKTPKLOJYPOKJ10
Ki-Whan Song, Jinyoung Kim, Jae-Man Yoon, Sua Kim, Huijung Kim, Hyun-Woo Chung, Hyungi Kim, Kanguk Kim, Hwan-Wook Park, Hyun Chul Kang, Nam-Kyun Tak, Dukha Park, Woo-Seop Kim, Yeong-Taek Lee, Yong Chul Oh, Gyo-Young Jin, Jei-Hwan Yoo, Donggun Park, Kyungseok Oh, Changhyun Kim, Young-Hyun Jun:
A 31 ns Random Cycle VCAT-Based 4F ² DRAM With Manufacturability and Enhanced Cell Efficiency. IEEE J. Solid State Circuits 45(4): 880-888 (2010)
2006
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/KimKCPKJPLKSPKC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KimKCPKJPLKSPKC06
Kyu-Hyoun Kim, Uksong Kang, Hoeju Chung, Dukha Park, Woo-Seop Kim, Young-Chan Jang, Moon-Sook Park, Hoon Lee, Jinyoung Kim, Jung Sunwoo, Hwan-Wook Park, Hyun-Kyung Kim, Su-Jin Chung, Jae-Kwan Kim, Hyung-Seuk Kim, Kee-Won Kwon, Young-Taek Lee, Joo-Sun Choi, Changhyun Kim:
An 8Gb/s/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I/O Error-Detection Scheme. ISSCC 2006: 527-536

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.