"An 8Gb/s/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I/O ..."

Kyu-Hyoun Kim et al. (2006)

Details and statistics

DOI: 10.1109/ISSCC.2006.1696089

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics