Chih-Hsien Chang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Ruey-Bin Sheen

> Home > Persons > Chih-Hsien Chang

Publications

2022
[c15]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/TsaiSHCCS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TsaiSHCCS22
Tsung-Hsien Tsai, Ruey-Bin Sheen, Sheng-Yun Hsu, Ya-Tin Chang, Chih-Hsien Chang, Robert Bogdan Staszewski:
A Cascaded PLL (LC-PLL + RO-PLL) with a Programmable Double Realignment Achieving 204fs Integrated Jitter (100kHz to 100MHz) and -72dB Reference Spur. ISSCC 2022: 1-3
2020
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/ChouCTLLKSCHL020
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/ChouCTLLKSCHL020
Mao-Hsuan Chou, Ya-Tin Chang, Tsung-Hsien Tsai, Tsung-Che Lu, Chia-Chun Liao, Hung-Yi Kuo, Ruey-Bin Sheen, Chih-Hsien Chang, Kenny C.-H. Hsieh, Alvin Leng Sun Loke, Mark Chen:
Embedded PLL Phase Noise Measurement Based on a PFD/CP MASH 1-1-1 ΔΣ Time-to-Digital Converter in 7nm CMOS. VLSI Circuits 2020: 1-2
2018
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/TsaiSCS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/TsaiSCS18
Tsung-Hsien Tsai, Ruey-Bin Sheen, Chih-Hsien Chang, Robert Bogdan Staszewski:
A 0.2GHz to 4GHz Hybrid PLL (ADPLL/Charge-Pump-PLL) in 7NM FinFET CMOS Featuring 0.619PS Integrated Jitter and 0.6US Settling Time at 2.3MW. VLSI Circuits 2018: 183-184

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.