Carlo Samori

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Giacomo Castoro

> Home > Persons > Carlo Samori

Publications

2024
[c58]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/DartizioRTCSLL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/DartizioRTCSLL24
Simone Mattia Dartizio, Michele Rossoni, Francesco Tesolin, Giacomo Castoro, Carlo Samori, Andrea L. Lacaita, Salvatore Levantino:
A 59.3fs Jitter and -62.1dBc Fractional-Spur Digital PLL Based on a Multi-Edge Power-Gating Phase-Detector. CICC 2024: 1-2
[c57]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/RossoniDTCDSLL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/RossoniDTCDSLL24
Michele Rossoni, Simone Mattia Dartizio, Francesco Tesolin, Giacomo Castoro, Riccardo Dell'Orto, Carlo Samori, Andrea Leonardo Lacaita, Salvatore Levantino:
10.1 An 8.75GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope DTC Achieving 57.3fsrms Integrated Jitter and -252.4dB FoM. ISSCC 2024: 188-190
[c56]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/TesolinDCBRCSLL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TesolinDCBRCSLL24
Francesco Tesolin, Simone Mattia Dartizio, Giacomo Castoro, Francesco Buccoleri, Michele Rossoni, Dmytro Cherniak, Carlo Samori, Andrea Leonardo Lacaita, Salvatore Levantino:
10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion. ISSCC 2024: 198-200
2023
[j53]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/DartizioTCBRCSLL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DartizioTCBRCSLL23
Simone Mattia Dartizio, Francesco Tesolin, Giacomo Castoro, Francesco Buccoleri, Michele Rossoni, Dmytro Cherniak, Carlo Samori, Andrea L. Lacaita, Salvatore Levantino:
A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering. IEEE J. Solid State Circuits 58(12): 3320-3337 (2023)
[c54]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/DartizioTCBLRCBSLL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/DartizioTCBLRCBSLL23
Simone Mattia Dartizio, Francesco Tesolin, Giacomo Castoro, Francesco Buccoleri, Luca Lanzoni, Michele Resson, Dmytro Cherniak, Luca Bertulessi, Carlo Samori, Andrea L. Lacaita, Salvatore Levantino:
A 76.7fs-lntegrated-Jitter and -71.9dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering. ISSCC 2023: 78-79
[c53]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/CastoroDTBRCBSLL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/CastoroDTBRCBSLL23
Giacomo Castoro, Simone Mattia Dartizio, Francesco Tesolin, Francesco Buccoleri, Michele Rossoni, Dmytro Cherniak, Luca Bertulessi, Carlo Samori, Andrea L. Lacaita, Salvatore Levantino:
A 9.25GHz Digital PLL with Fractional-Spur Cancellation Based on a Multi-DTC Topology. ISSCC 2023: 82-83

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.