![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
Journal of Systems Architecture: Embedded Software Design, Volume 76
Volume 76, May 2017
- Yaping Luo, Mark van den Brand
, Zhuoao Li, Arash Khabbaz Saberi:
A systematic approach and tool support for GSN-based safety case assessment. 1-16 - Yunji Kang, Woo Hyun Joo, Sungkil Lee
, Dongkun Shin:
Priority-driven spatial resource sharing scheduling for embedded graphics processing units. 17-27 - Guillermo Payá Vayá, Christopher Bartels, Holger Blume
:
Small footprint synthesizable temperature sensor for FPGA devices. 28-38 - Zheng Wang, Huaxi Gu, Yawen Chen
, Yintang Yang, Kun Wang:
3D network-on-chip design for embedded ubiquitous computing systems. 39-46 - Duo Liu, Xianlu Luo, Yang Li, Zili Shao
, Yong Guan:
An energy-efficient encryption mechanism for NVM-based main memory in mobile systems. 47-57 - Shuai Li, Frank Singhoff, Stéphane Rubini
, Michel Bourdellès:
Scheduling analysis of tasks constrained by TDMA: Application to software radio protocols. 58-75 - Marc Reichenbach
, Maximilian Kasparek, Konrad Häublein, Jan Niklas Bauer, Mohammad Alawieh, Dietmar Fey:
Fast heterogeneous computing architectures for smart antennas. 76-88 - Paolo Meloni, Claudio Rubattu, Giuseppe Tuveri, Danilo Pani
, Luigi Raffo
, Francesca Palumbo
:
Real-Time neural signal decoding on heterogeneous MPSocs based on VLIW ASIPs. 89-101 - Farid Shamani
, Roberto Airoldi, Vida Fakour Sevom
, Tapani Ahonen, Jari Nurmi
:
FPGA Implementation Issues of a Flexible Synchronizer Suitable for NC-OFDM-Based Cognitive Radios. 102-116 - Xu Wang, Yongxin Zhu, Yajun Ha, Meikang Qiu, Tian Huang
, Xueming Si, Jiangxing Wu:
An energy-efficient system on a programmable chip platform for cloud applications. 117-132 - Matthieu Martel, Amine Najahi, Guillaume Revy:
Trade-offs of certified fixed-point code synthesis for linear algebra basic blocks. 133-148 - Chenglong Xiao, Shanshan Wang, Wanjun Liu, Emmanuel Casseau
:
Parallel custom instruction identification for extensible processors. 149-159
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.