default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 7
Volume 7, Number 1, April 1989
- Lambert Spaanenburg:
Editorial. vii - Jer-Min Jou, Jau-Yien Lee:
A new 3-layer rectilinear area router with obstacle avoidance. 1-20 - Sun Young Hwang:
Incremental algorithms for digital simulation. 21-34 - Hartmut Grabinski:
An algorithm for computing the signal propagation on lossy VLSI interconnect systems in the time domain. 35-48 - Sharad C. Seth, Vishwani D. Agrawal:
A new model for computation of probabilistic testability in combinational circuits. 49-75 - P. K. Lim, Maher A. Sid-Ahmed, Graham A. Jullien:
VLSI implementation of a digital image threshold selection architecture. 77-91
Volume 7, Number 2, August 1989
- Lambert Spaanenburg:
Editorial. 101 - Lionel M. Ni, Youran Lan, Abdol-Hossein Esfahanian:
A VLSI router design for hypercube multiprocessors. 103-125 - Francesco Curatelli, P. Antognetti:
A reconfigurable wiring algorithm for three-layer maze routing. 127-149 - Richard J. Enbody, David H. C. Du:
SPYDER: a serial/parallel goal-directed router. 151-187 - Thomas R. Mueller, D. F. Wong
, C. L. Liu:
An enhanced bottom-up algorithm for floorplan design. 189-201
Volume 7, Number 3, September 1989
- Lambert Spaanenburg:
Editorial. 211 - Reiner Kolla, Paul Molitor:
A note on hierarchical layer-assignment. 213-230 - Yue-Sun Kuo, T. C. Chern, Wei-Kuan Shih:
Fast algorithm for optimal layer assignment. 231-245 - Jeffrey J. Joyce:
Formal specification and verification of microprocessor systems. 247-266 - Sudipta Bhawmik, V. K. Narang, Parimal Pal Chaudhuri:
Selecting test methodologies for PLAs and random logic modules in VLSI circuits - an expert systems approach. 267-281 - C. P. Ravikumar, Sarma Sastry:
A hardware accelerator for hierarchical VLSI routing. 283-302 - Alaaeldin A. M. Amin, Kent F. Smith:
Test generation and fault detection for VLSI PPL circuits. 303-324 - Sharad C. Seth, Vishwani D. Agrawal:
A new model for computation of probabilistic testability in combinational circuits. 325
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-09-29 00:24 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
