![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
VLSI-SoC 2015: Daejeon, South Korea - Selected Papers
- Youngsoo Shin, Chi-Ying Tsui, Jae-Joon Kim, Kiyoung Choi, Ricardo Reis:
VLSI-SoC: Design for Reliability, Security, and Low Power - 23rd IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2015, Daejeon, Korea, October 5-7, 2015, Revised Selected Papers. IFIP Advances in Information and Communication Technology 483, Springer 2016, ISBN 978-3-319-46096-3 - Xabier Iturbe
, Didier Keymeulen, Patrick Yiu, Daniel Berisford, Robert Carlson, Kevin P. Hand
, Emre Ozer:
On the Use of System-on-Chip Technology in Next-Generation Instruments Avionics for Space Exploration. 1-22 - Raimund Ubar
, Lembit Jürimägi
, Elmet Orasson, Jaan Raik
:
Fault Collapsing in Digital Circuits Using Fast Fault Dominance and Equivalence Analysis with SSBDDs. 23-45 - Asim Khan, Muhammad Umar Karim Khan, Muhammad Bilal, Chong-Min Kyung:
A Hardware Accelerator for Real Time Sliding Window Based Pedestrian Detection on High Resolution Images. 46-66 - Manikandan Pandiyan, Geetha Mani
:
Wearable ECG SoC for Wireless Body Area Networks: Implementation with Fuzzy Decision Making Chip. 67-86 - Masahiro Fujita:
Delay Testing Based on Multiple Faulty Behaviors. 87-108 - Alberto Bocca, Alessandro Sassone, Donghwa Shin, Alberto Macii
, Enrico Macii, Massimo Poncino:
A Temperature-Aware Battery Cycle Life Model for Different Battery Chemistries. 109-130 - Anvesha Amaravati, Manan Chugh, Arijit Raychowdhury:
A SAR Pipeline ADC Embedding Time Interleaved DAC Sharing for Ultra-low Power Camera Front Ends. 131-149 - Lilian Bossuet, Pierre Bayon, Viktor Fischer:
Electromagnetic Transmission of Intellectual Property Data to Protect FPGA Designs. 150-169 - Chun-Jen Tsai, Tsung-Han Wu, Hung-Cheng Su, Cheng-Yang Chen:
JAIP-MP: A Four-Core Java Application Processor for Embedded Systems. 170-192 - Alessandro Danese, Francesca Filini, Tara Ghasempouri
, Graziano Pravadelli
:
Automatic Generation and Qualification of Assertions on Control Signals: A Time Window-Based Approach. 193-221
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.