"A SAR Pipeline ADC Embedding Time Interleaved DAC Sharing for Ultra-low ..."

Anvesha Amaravati, Manan Chugh, Arijit Raychowdhury (2015)

> Home

Details and statistics

DOI: 10.1007/978-3-319-46097-0_7

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/AmaravatiCR15a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/AmaravatiCR15a
Anvesha Amaravati, Manan Chugh, Arijit Raychowdhury:
A SAR Pipeline ADC Embedding Time Interleaved DAC Sharing for Ultra-low Power Camera Front Ends. VLSI-SoC (Selected Papers) 2015: 131-149

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.