![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
17th FDL 2014: Munich, Germany
- Proceedings of the 2014 Forum on Specification and Design Languages, FDL 2014, Munich, Germany, October 14-16, 2014. IEEE 2014, ISBN 978-2-9530504-9-3
Session 1: Formal Models & Verification
- Julia Seiter, Robert Wille
, Ulrich Kühne, Rolf Drechsler
:
Automatic refinement checking for formal system models. 1-8 - Christoph Hilken, Julia Seiter, Robert Wille
, Ulrich Kühne, Rolf Drechsler
:
Verifying consistency between activity diagrams and their corresponding OCL contracts. 1-7 - Mahesh Nanjundappa, Sandeep K. Shukla:
Verification of unit and dimensional consistencies in polychronous specifications. 1-8
Session 2: Predictability
- Iban Ayestaran, Carlos Fernando Nicolás
, Jon Pérez
, Asier Larrucea, Peter P. Puschner
:
A novel modeling framework for time-triggered safety-critical embedded systems. 1-8 - Özlem Karaca, Jérôme Kirscher, Linus Maurer, Georg Pelz:
Towards simulation based evaluation of safety goal violations in automotive systems. 1-8 - Fernando Herrera, Ingo Sander
:
An extensible infrastructure for modeling and time analysis of predictable embedded systems. 1-8
Session 3: SystemC Modelling and Simulation
- Alper Sen, Onder Kalaci:
Hybrid dynamic data race detection in systemC. 1-6 - Fangyan Li, Eric Dekneuvel, Gilles Jacquemod, Davide Quaglia
, Michele Lora
, François Pêcheux, Remi Butaud:
Multi-level modeling of wireless embedded systems. 1-8
Session 4: Work-in-Progress
- Yasaman Samei Syahkal, Rainer Dömer:
Powermonitor: a versatile API for automated power-aware ESL design. 1-4 - Frank Wawrzik, Javier Moreno Molina, Christoph Grimm
:
A concept for design of embedded systems at semantic level. 1-4
Session 5: Parallel Simulation and Verification
- Heinz Riener, Mathias Soeken, Clemens Werther, Görschwin Fey
, Rolf Drechsler
:
MetaSMT: a unified interface to SMT-LIB2. 1-6 - Bastian Haetzer, Martin Radetzki:
A comparison of parallel systemc simulation approaches at RTL. 1-8
Session 6: Requirements
- Mathias Soeken, Christopher B. Harris, Nabila Abdessaied, Ian G. Harris, Rolf Drechsler
:
Automating the translation of assertions using natural language processing techniques. 1-8 - Liana Musat, Markus Hubl, Andi Buzo, Georg Pelz, Susanne Kandl, Peter P. Puschner
:
Semi-formal representation of requirements for automotive solutions using sysML. 1-8 - Binghao Bao, Carlos Villarraga, Bernard Schmidt, Dominik Stoffel, Wolfgang Kunz:
A property language for the specification of hardware-dependent embedded system software. 1-8
Session 7: Parallel Architectures
- Christian Sauer, Hans-Martin Blüthgen, Hans-Peter Loeb:
Distributed, loosely-synchronized systemC/TLM simulations of many-processor platforms. 1-8 - Stefan Wallentowitz
, Stefan Rosch, Thomas Wild, Andreas Herkersdorf, Volker Wenzel, Jörg Henkel:
Dependable task and communication migration in tiled manycore system-on-chip. 1-8 - Gabriel Hjort Blindell, Christian Menne, Ingo Sander
:
Synthesizing code for GPGPUs from abstract formal models. 1-8
Session 8: Power
- Gregor Nitsche, Kim Grüttner, Wolfgang Nebel:
Towards satisfaction checking of power contracts in Uppaal. 1-8 - Leandro Gil, Martin Radetzki:
SystemC AMS power electronic modeling with ideal instantaneous switches. 1-8 - Amani Khecharem, Carlos Gomez, Julien Deantoni
, Frédéric Mallet
, Robert de Simone:
Execution of heterogeneous models for thermal analysis with a multi-view approach. 1-8
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.