"Bit-level systolic arrays for finite-field multiplications."

Cheng-Wen Wu, Ming-Kwang Chang (1995)

> Home

Details and statistics

DOI: 10.1007/BF02407028

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/WuC95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/WuC95
Cheng-Wen Wu, Ming-Kwang Chang:
Bit-level systolic arrays for finite-field multiplications. J. VLSI Signal Process. 10(1): 85-92 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.