"A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power ..."

John Charles Wright et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2020.3030243

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/WrightSKDKIMCBA20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/WrightSKDKIMCBA20
John Charles Wright, Colin Schmidt, Ben Keller, Daniel Palmer Dabbelt, Jaehwa Kwak, Vighnesh Iyer, Nandish Mehta, Pi-Feng Chiu, Stevo Bailey, Krste Asanovic, Borivoje Nikolic:
A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI. IEEE Trans. Very Large Scale Integr. Syst. 28(12): 2721-2725 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.