Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined ..."

Jyh-Ting Lai, An-Yeu Wu, Chien-Hsiung Lee (2007)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2007.893593

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LaiWL07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LaiWL07
Jyh-Ting Lai, An-Yeu Wu, Chien-Hsiung Lee:
Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs. IEEE Trans. Very Large Scale Integr. Syst. 15(2): 236-240 (2007)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.