"A reconfigurable VLSI coprocessing system for the block matching algorithm."

Alex R. Bugeja, W. Yang (1997)

> Home

Details and statistics

DOI: 10.1109/92.609876

access: closed

type: Journal Article

metadata version: 2022-04-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/BugejaY97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/BugejaY97
Alex R. Bugeja, W. Yang:
A reconfigurable VLSI coprocessing system for the block matching algorithm. IEEE Trans. Very Large Scale Integr. Syst. 5(3): 329-337 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.