"High Logic Density Cyclic Redundancy Check and Forward Error Correction ..."

Peng Yin et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3420116

access: closed

type: Journal Article

metadata version: 2024-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/YinCXZLGHBT24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/YinCXZLGHBT24
Peng Yin, Hongli Chen, Yingjun Xia, Jinlong Zhang, Mingguo Liu, Cheng Gu, Weizhou Hou, Amine Bermak, Fang Tang:
High Logic Density Cyclic Redundancy Check and Forward Error Correction Logic Sharing Encoding Circuit for JESD204C Controller. IEEE Trans. Circuits Syst. I Regul. Pap. 71(11): 5166-5177 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.