Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Delay Estimation and Sizing of CMOS Logic Using Logical Effort With Slope ..."

Cheng C. Wang, Dejan Markovic (2009)

> Home

Details and statistics

DOI: 10.1109/TCSII.2009.2024245

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/WangM09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/WangM09
Cheng C. Wang, Dejan Markovic:
Delay Estimation and Sizing of CMOS Logic Using Logical Effort With Slope Correction. IEEE Trans. Circuits Syst. II Express Briefs 56-II(8): 634-638 (2009)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.