"A 9-Bit 10-MHz 28-µW SAR ADC Using Tapered Bit Periods and a ..."

Devon Janke et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TCSII.2018.2845883

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/JankeMSLC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/JankeMSLC19
Devon Janke, Andrew Monk, Eric Swindlehurst, Kent D. Layton, Shiuh-Hua Wood Chiang:
A 9-Bit 10-MHz 28-µW SAR ADC Using Tapered Bit Periods and a Partially Interdigitated DAC. IEEE Trans. Circuits Syst. II Express Briefs 66-II(2): 187-191 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.