"Synchronous and Asynchronous Procedures for the Synthesis of Master-Slave ..."

Graziano Frosini, Giovanni B. Gerace (1976)

> Home

Details and statistics

DOI: 10.1109/TC.1976.1674578

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/FrosiniG76
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/FrosiniG76
Graziano Frosini, Giovanni B. Gerace:
Synchronous and Asynchronous Procedures for the Synthesis of Master-Slave Circuits. IEEE Trans. Computers 25(11): 1179-1184 (1976)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.