![](https://dblp1.uni-trier.de/img/logo.320x120.png)
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"Ultralow-Voltage Retention SRAM With a Power Gating Cell Architecture ..."
Hayato Yoshida et al. (2021)
- Hayato Yoshida
, Yusaku Shiotsu
, Daiki Kitagata, Shuu'ichirou Yamamoto, Satoshi Sugahara:
Ultralow-Voltage Retention SRAM With a Power Gating Cell Architecture Using Header and Footer Power-Switches. IEEE Open J. Circuits Syst. 2: 520-533 (2021)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.